zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library/jesd204/tb
History
Lars-Peter Clausen c514c5cc28 jesd204_soft_pcs_loopback_tb: Add parameter for lane polarity inversion 
Add a parameter to the soft_pcs_loopback_tb that allows to test whether the
soft PCS modules work correctly when the lane polarity is inverted.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 		2018-05-02 09:37:23 +02:00
..
.gitignore Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
axi_jesd204_rx_regmap_tb jesd204: axi_jesd204_rx_regmap_tb: Add missing dependency 2017-08-13 10:28:11 +02:00
axi_jesd204_rx_regmap_tb.v jesd204: jesd204_rx: Don't expose internal states on the status interface 2017-08-24 17:42:44 +02:00
axi_jesd204_tx_regmap_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
axi_jesd204_tx_regmap_tb.v jesd204: axi_jesd204_{rx,tx}: Add external link domain reset 2017-08-18 18:25:12 +02:00
loopback_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
loopback_tb.v jesd204:tb: Fix the loopback_tb test bench 2018-03-28 15:19:18 +01:00
run_tb.sh Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_cgs_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
rx_cgs_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_ctrl_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
rx_ctrl_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_lane_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
rx_lane_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
rx_tb.v jesd204: rx_tb: Fix some incorrect signal connections 2017-08-07 17:42:17 +02:00
scrambler_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
scrambler_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
soft_pcs_8b10b_sequence_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
soft_pcs_8b10b_sequence_tb.v jesd204: Add soft logic PCS 2017-08-21 11:09:42 +02:00
soft_pcs_8b10b_table_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
soft_pcs_8b10b_table_tb.v jesd204: Add soft logic PCS 2017-08-21 11:09:42 +02:00
soft_pcs_loopback_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
soft_pcs_loopback_tb.v jesd204_soft_pcs_loopback_tb: Add parameter for lane polarity inversion 2018-05-02 09:37:23 +02:00
soft_pcs_pattern_align_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
soft_pcs_pattern_align_tb.v jesd204: Add soft logic PCS 2017-08-21 11:09:42 +02:00
tb_base.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
tx_ctrl_phase_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
tx_ctrl_phase_tb.v jesd204: tb: Fix signal width mismatch warnings 2017-06-20 17:39:41 +02:00
tx_tb jesd204: Update testbench with the new file names 2018-04-11 15:09:54 +03:00
tx_tb.v jesd204: Slightly rework sysref handling 2017-06-20 17:39:41 +02:00