320 lines
9.5 KiB
Verilog
320 lines
9.5 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsabilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
|
|
input sys_rst,
|
|
input sys_clk_p,
|
|
input sys_clk_n,
|
|
|
|
input uart_sin,
|
|
output uart_sout,
|
|
|
|
output [ 2:0] ddr3_1_n,
|
|
output [ 1:0] ddr3_1_p,
|
|
output ddr3_reset_n,
|
|
output [13:0] ddr3_addr,
|
|
output [ 2:0] ddr3_ba,
|
|
output ddr3_cas_n,
|
|
output ddr3_ras_n,
|
|
output ddr3_we_n,
|
|
output ddr3_ck_n,
|
|
output ddr3_ck_p,
|
|
output ddr3_cke,
|
|
output ddr3_cs_n,
|
|
output [ 7:0] ddr3_dm,
|
|
inout [63:0] ddr3_dq,
|
|
inout [ 7:0] ddr3_dqs_n,
|
|
inout [ 7:0] ddr3_dqs_p,
|
|
output ddr3_odt,
|
|
|
|
output mdio_mdc,
|
|
inout mdio_mdio,
|
|
output mii_rst_n,
|
|
input mii_col,
|
|
input mii_crs,
|
|
input mii_rx_clk,
|
|
input mii_rx_er,
|
|
input mii_rx_dv,
|
|
input [ 3:0] mii_rxd,
|
|
input mii_tx_clk,
|
|
output mii_tx_en,
|
|
output [ 3:0] mii_txd,
|
|
|
|
output [26:1] linear_flash_addr,
|
|
output linear_flash_adv_ldn,
|
|
output linear_flash_ce_n,
|
|
inout [15:0] linear_flash_dq_io,
|
|
output linear_flash_oen,
|
|
output linear_flash_wen,
|
|
|
|
output fan_pwm,
|
|
|
|
inout [ 6:0] gpio_lcd,
|
|
inout [16:0] gpio_bd,
|
|
|
|
output iic_rstn,
|
|
inout iic_scl,
|
|
inout iic_sda,
|
|
|
|
input rx_ref_clk_p,
|
|
input rx_ref_clk_n,
|
|
input rx_sysref_p,
|
|
input rx_sysref_n,
|
|
output rx_sync_p,
|
|
output rx_sync_n,
|
|
input [ 3:0] rx_data_p,
|
|
input [ 3:0] rx_data_n,
|
|
|
|
input tx_ref_clk_p,
|
|
input tx_ref_clk_n,
|
|
input tx_sysref_p,
|
|
input tx_sysref_n,
|
|
input tx_sync_p,
|
|
input tx_sync_n,
|
|
output [ 3:0] tx_data_p,
|
|
output [ 3:0] tx_data_n,
|
|
|
|
input trig_p,
|
|
input trig_n,
|
|
|
|
inout adc_fdb,
|
|
inout adc_fda,
|
|
inout dac_irq,
|
|
inout [ 1:0] clkd_status,
|
|
|
|
inout adc_pd,
|
|
inout dac_txen,
|
|
inout dac_reset,
|
|
inout clkd_sync,
|
|
|
|
output spi_csn_clk,
|
|
output spi_csn_dac,
|
|
output spi_csn_adc,
|
|
output spi_clk,
|
|
inout spi_sdio,
|
|
output spi_dir);
|
|
|
|
// internal signals
|
|
|
|
wire [63:0] gpio_i;
|
|
wire [63:0] gpio_o;
|
|
wire [63:0] gpio_t;
|
|
wire [ 7:0] spi_csn;
|
|
wire spi_mosi;
|
|
wire spi_miso;
|
|
wire trig;
|
|
wire rx_ref_clk;
|
|
wire rx_sysref;
|
|
wire rx_sync;
|
|
wire tx_ref_clk;
|
|
wire tx_sysref;
|
|
wire tx_sync;
|
|
|
|
// spi
|
|
|
|
assign spi_csn_adc = spi_csn[2];
|
|
assign spi_csn_dac = spi_csn[1];
|
|
assign spi_csn_clk = spi_csn[0];
|
|
|
|
// default logic
|
|
|
|
assign ddr3_1_p = 2'b11;
|
|
assign ddr3_1_n = 3'b000;
|
|
assign fan_pwm = 1'b1;
|
|
assign iic_rstn = 1'b1;
|
|
|
|
// instantiations
|
|
|
|
IBUFDS_GTE2 i_ibufds_rx_ref_clk (
|
|
.CEB (1'd0),
|
|
.I (rx_ref_clk_p),
|
|
.IB (rx_ref_clk_n),
|
|
.O (rx_ref_clk),
|
|
.ODIV2 ());
|
|
|
|
IBUFDS i_ibufds_rx_sysref (
|
|
.I (rx_sysref_p),
|
|
.IB (rx_sysref_n),
|
|
.O (rx_sysref));
|
|
|
|
OBUFDS i_obufds_rx_sync (
|
|
.I (rx_sync),
|
|
.O (rx_sync_p),
|
|
.OB (rx_sync_n));
|
|
|
|
IBUFDS_GTE2 i_ibufds_tx_ref_clk (
|
|
.CEB (1'd0),
|
|
.I (tx_ref_clk_p),
|
|
.IB (tx_ref_clk_n),
|
|
.O (tx_ref_clk),
|
|
.ODIV2 ());
|
|
|
|
IBUFDS i_ibufds_tx_sysref (
|
|
.I (tx_sysref_p),
|
|
.IB (tx_sysref_n),
|
|
.O (tx_sysref));
|
|
|
|
IBUFDS i_ibufds_tx_sync (
|
|
.I (tx_sync_p),
|
|
.IB (tx_sync_n),
|
|
.O (tx_sync));
|
|
|
|
daq2_spi i_spi (
|
|
.spi_csn (spi_csn[2:0]),
|
|
.spi_clk (spi_clk),
|
|
.spi_mosi (spi_mosi),
|
|
.spi_miso (spi_miso),
|
|
.spi_sdio (spi_sdio),
|
|
.spi_dir (spi_dir));
|
|
|
|
IBUFDS i_ibufds_trig (
|
|
.I (trig_p),
|
|
.IB (trig_n),
|
|
.O (trig));
|
|
|
|
assign gpio_i[43] = trig;
|
|
|
|
ad_iobuf #(.DATA_WIDTH(9)) i_iobuf (
|
|
.dio_t ({gpio_t[42:40], gpio_t[38], gpio_t[36:32]}),
|
|
.dio_i ({gpio_o[42:40], gpio_o[38], gpio_o[36:32]}),
|
|
.dio_o ({gpio_i[42:40], gpio_i[38], gpio_i[36:32]}),
|
|
.dio_p ({ adc_pd, // 42
|
|
dac_txen, // 41
|
|
dac_reset, // 40
|
|
clkd_sync, // 38
|
|
adc_fdb, // 36
|
|
adc_fda, // 35
|
|
dac_irq, // 34
|
|
clkd_status})); // 32
|
|
|
|
ad_iobuf #(.DATA_WIDTH(17)) i_iobuf_bd (
|
|
.dio_t (gpio_t[16:0]),
|
|
.dio_i (gpio_o[16:0]),
|
|
.dio_o (gpio_i[16:0]),
|
|
.dio_p (gpio_bd));
|
|
|
|
system_wrapper i_system_wrapper (
|
|
.ddr3_addr (ddr3_addr),
|
|
.ddr3_ba (ddr3_ba),
|
|
.ddr3_cas_n (ddr3_cas_n),
|
|
.ddr3_ck_n (ddr3_ck_n),
|
|
.ddr3_ck_p (ddr3_ck_p),
|
|
.ddr3_cke (ddr3_cke),
|
|
.ddr3_cs_n (ddr3_cs_n),
|
|
.ddr3_dm (ddr3_dm),
|
|
.ddr3_dq (ddr3_dq),
|
|
.ddr3_dqs_n (ddr3_dqs_n),
|
|
.ddr3_dqs_p (ddr3_dqs_p),
|
|
.ddr3_odt (ddr3_odt),
|
|
.ddr3_ras_n (ddr3_ras_n),
|
|
.ddr3_reset_n (ddr3_reset_n),
|
|
.ddr3_we_n (ddr3_we_n),
|
|
.gpio0_i (gpio_i[31:0]),
|
|
.gpio0_o (gpio_o[31:0]),
|
|
.gpio0_t (gpio_t[31:0]),
|
|
.gpio1_i (gpio_i[63:32]),
|
|
.gpio1_o (gpio_o[63:32]),
|
|
.gpio1_t (gpio_t[63:32]),
|
|
.gpio_lcd_tri_io (gpio_lcd),
|
|
.iic_main_scl_io (iic_scl),
|
|
.iic_main_sda_io (iic_sda),
|
|
.linear_flash_addr (linear_flash_addr),
|
|
.linear_flash_adv_ldn (linear_flash_adv_ldn),
|
|
.linear_flash_ce_n (linear_flash_ce_n),
|
|
.linear_flash_dq_io (linear_flash_dq_io),
|
|
.linear_flash_oen (linear_flash_oen),
|
|
.linear_flash_wen (linear_flash_wen),
|
|
.mb_intr_02 (1'd0),
|
|
.mb_intr_03 (1'd0),
|
|
.mb_intr_06 (1'd0),
|
|
.mb_intr_07 (1'd0),
|
|
.mb_intr_08 (1'd0),
|
|
.mb_intr_14 (1'd0),
|
|
.mb_intr_15 (1'd0),
|
|
.mdio_mdc (mdio_mdc),
|
|
.mdio_mdio_io (mdio_mdio),
|
|
.mii_col (mii_col),
|
|
.mii_crs (mii_crs),
|
|
.mii_rst_n (mii_rst_n),
|
|
.mii_rx_clk (mii_rx_clk),
|
|
.mii_rx_dv (mii_rx_dv),
|
|
.mii_rx_er (mii_rx_er),
|
|
.mii_rxd (mii_rxd),
|
|
.mii_tx_clk (mii_tx_clk),
|
|
.mii_tx_en (mii_tx_en),
|
|
.mii_txd (mii_txd),
|
|
.rx_data_0_n (rx_data_n[0]),
|
|
.rx_data_0_p (rx_data_p[0]),
|
|
.rx_data_1_n (rx_data_n[1]),
|
|
.rx_data_1_p (rx_data_p[1]),
|
|
.rx_data_2_n (rx_data_n[2]),
|
|
.rx_data_2_p (rx_data_p[2]),
|
|
.rx_data_3_n (rx_data_n[3]),
|
|
.rx_data_3_p (rx_data_p[3]),
|
|
.rx_ref_clk_0 (rx_ref_clk),
|
|
.rx_sync_0 (rx_sync),
|
|
.rx_sysref_0 (rx_sysref),
|
|
.spi_clk_i (spi_clk),
|
|
.spi_clk_o (spi_clk),
|
|
.spi_csn_i (spi_csn),
|
|
.spi_csn_o (spi_csn),
|
|
.spi_sdi_i (spi_miso),
|
|
.spi_sdo_i (spi_mosi),
|
|
.spi_sdo_o (spi_mosi),
|
|
.sys_clk_n (sys_clk_n),
|
|
.sys_clk_p (sys_clk_p),
|
|
.sys_rst (sys_rst),
|
|
.tx_data_0_n (tx_data_n[0]),
|
|
.tx_data_0_p (tx_data_p[0]),
|
|
.tx_data_1_n (tx_data_n[1]),
|
|
.tx_data_1_p (tx_data_p[1]),
|
|
.tx_data_2_n (tx_data_n[2]),
|
|
.tx_data_2_p (tx_data_p[2]),
|
|
.tx_data_3_n (tx_data_n[3]),
|
|
.tx_data_3_p (tx_data_p[3]),
|
|
.tx_ref_clk_0 (tx_ref_clk),
|
|
.tx_sync_0 (tx_sync),
|
|
.tx_sysref_0 (tx_sysref),
|
|
.uart_sin (uart_sin),
|
|
.uart_sout (uart_sout));
|
|
|
|
endmodule
|
|
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|