4acb91bedb
Currently the reset for the link clock domain is generated internally in
the axi_jesd204_{rx,tx} peripheral. The reset is controlled by through the
register map.
Add an additional external reset for link clock domain. The link clock
domain is kept in reset if either the internal reset or the external reset
is asserted.
This for example allows the fabric to keep the domain in reset if the clock
is not yet stable.
The status of the external reset can be queried from the register map.
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||
|---|---|---|
| .. | ||
| Makefile | ||
| axi_jesd204_common_ip.tcl | ||
| jesd204_up_common.v | ||
| jesd204_up_sysref.v | ||