zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/daq2
History
AndreiGrozav b78e9d8c27 daq2_a10gx: Set XCVR Tx/RX clk/data voltage levels at 1V 2017-03-01 11:32:17 +02:00
..
a10gx daq2_a10gx: Set XCVR Tx/RX clk/data voltage levels at 1V 2017-03-01 11:32:17 +02:00
common dacfifo- bypass port name change 2017-02-27 16:06:39 -05:00
kc705 projects/system_bd- adc/dac fifo board designs 2017-02-27 16:06:39 -05:00
kcu105 projects/system_bd- adc/dac fifo board designs 2017-02-27 16:06:39 -05:00
vc707 projects/system_bd- adc/dac fifo board designs 2017-02-27 16:06:39 -05:00
zc706 projects/system_bd- adc/dac fifo board designs 2017-02-27 16:06:39 -05:00
zcu102 projects/system_bd- adc/dac fifo board designs 2017-02-27 16:06:39 -05:00
Makefile hdlmake- updates 2016-09-30 13:20:22 -04:00