zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library
History
LIacob106 16a93a804b adrv9001[intel]: Add second pair of DMAs 
fix observations for PR
 		2021-09-01 15:04:14 +03:00
..
axi_ad5766 up_axi_update: ADDRESS_WIDTH parameter is now a localparam 2019-07-26 11:58:58 +03:00
axi_ad6676 axi_ad6676: Set data format to twos complement 2020-10-13 12:55:17 +03:00
axi_ad7616 axi_ad7616: Update ad_edge_detect port names 2020-10-28 11:31:50 +02:00
axi_ad9122 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9144 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9152 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9162 Fix copy-paste typo in *_ip.tcl 2019-07-29 15:37:30 +03:00
axi_ad9250 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9265 library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_ad9361 axi_ad9361: Fix typo in tdd interface 2021-06-14 16:50:47 +03:00
axi_ad9371 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9434 Fix copy-paste typo in *_ip.tcl 2019-07-29 15:37:30 +03:00
axi_ad9467 axi_ad9467: Fix missing connection warnings 2020-09-11 10:24:22 +03:00
axi_ad9625 Fix copy-paste typo in *_ip.tcl 2019-07-29 15:37:30 +03:00
axi_ad9671 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9680 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9684 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_ad9739a ad_serdes_out: Add tristate option 2020-08-07 08:31:19 +03:00
axi_ad9963 axi_ad9963: Add last sample hold support 2020-11-02 15:50:12 +02:00
axi_adc_decimate axi_adc_decimate: Export signals indicating the rate 2020-08-13 07:01:19 +03:00
axi_adc_trigger axi_adc_trigger: Use valid in data delay stage 2020-08-13 07:01:19 +03:00
axi_adrv9001 adrv9001[intel]: Add second pair of DMAs 2021-09-01 15:04:14 +03:00
axi_adrv9009 Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_clkgen library/axi_clkgen: Fix second clock output 2020-01-07 13:21:00 +02:00
axi_dac_interpolate axi_dac_interpolate: Add last sample support 2020-11-02 15:50:12 +02:00
axi_dmac axi_dmac: Restore axi_dmac_regmap_request to f7b8a2d version 2021-07-02 15:52:48 +03:00
axi_fan_control axi_fan_control: Fixed reset bug 2020-05-08 17:07:57 +03:00
axi_fmcadc5_sync library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_generic_adc axi_generic_adc: pass in number of channels instantiated to up_adc_common. Allows drivers/iio/adc/ad_adc.c driver to be used with this core. 2021-08-02 13:10:26 +03:00
axi_gpreg makefile: Regenerate make files 2020-10-20 12:51:10 +03:00
axi_hdmi_rx library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_hdmi_tx Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_i2s_adi axi_i2s_adi: create friendly xgui files 2020-08-25 09:55:31 +03:00
axi_intr_monitor library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_laser_driver Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_logic_analyzer axi_logic_analyzer: Fix data width warning 2020-09-11 10:23:26 +03:00
axi_mc_controller library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_mc_current_monitor library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_mc_speed library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_pulse_gen axi_pulse_gen: Fix typo introduced in c235e5e58 2021-05-10 13:26:30 +03:00
axi_pwm_gen axi_pwm_gen: Fix offset mechanism 2021-07-13 15:49:42 +03:00
axi_rd_wr_combiner library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_spdif_rx library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_spdif_tx library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
axi_sysid Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
axi_tdd axi_tdd: Add standalone axi_tdd IP core 2021-06-26 08:27:54 +03:00
axi_usb_fx3 library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
cn0363 library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
common axi_adrv9001: Add support for symbol operation mode on Xilinx devices 2021-08-17 15:33:06 +03:00
cordic_demod library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
data_offload data_offload: Fix support for > 4 GiB of storage 2021-08-06 11:55:24 +03:00
intel adi_jesd204: Add support of 16 lanes 2021-07-27 10:28:48 +03:00
interfaces interfaces: Add XFER_REQ to fifo_rd_rtl.xml 2021-08-06 11:55:24 +03:00
jesd204 jesd204/ad_ip_jesd204_tpl_dac: Intel: Add support for AD916x preset files 2021-08-16 07:22:50 +03:00
scripts Update Vivado version to 2020.2 2021-07-29 14:06:42 +03:00
spi_engine axi_spi_engine: almost full and almost empty is generated by the util_axis_fifo 2021-03-18 18:53:35 +02:00
sysid_rom Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
util_adcfifo Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
util_axis_fifo util_axis_fifo: Improve GUI layout in Vivado 2021-03-12 15:06:45 +02:00
util_axis_fifo_asym util_axis_fifo_asym: Initial commit 2021-08-03 23:02:17 +03:00
util_axis_resize library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_axis_upscale library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_bsplit Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
util_cdc library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_cic library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_dacfifo Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
util_dec256sinc24b library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_delay library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_extract util_extract: Use less delays in axi_adc_trigger 2019-08-22 18:06:10 +03:00
util_fifo2axi_bridge util_fifo2axi_bridge: Initial commit 2021-08-03 23:02:17 +03:00
util_fir_dec library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_fir_int library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_gmii_to_rgmii library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_i2c_mixer library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_mfifo library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_pack Testbenches: Unify and optimize HDL testbenches 2021-05-07 19:53:14 +03:00
util_pulse_gen library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_rfifo Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
util_sigma_delta_spi util_sigma_delta_spi: Fix syntax 2020-10-19 10:45:36 +03:00
util_tdd_sync library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_var_fifo library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl 2019-06-29 06:53:51 +03:00
util_wfifo Update Quartus Prime version from 19.3.0 to 20.1.0 2021-03-08 11:29:33 +02:00
xilinx Update Vivado version to 2020.2 2021-07-29 14:06:42 +03:00
Makefile data_offload: Initial commit 2021-08-06 11:55:24 +03:00