157afcbc33
The tb_base.v verilog files does not contain a full module definition, just some plain test code. In general the files is sourced inside the test bench main module. As is, defining a timescale in these files will generate an error, because timescale directive can not be inside a module. Delete all the timescale directive from these files. |
||
|---|---|---|
| .. | ||
| .gitignore | ||
| cpack_tb | ||
| cpack_tb.v | ||
| run_tb.sh | ||
| tb_base.v | ||
| underflow_tb | ||
| underflow_tb.v | ||
| upack_tb | ||
| upack_tb.v | ||