7960b00684
Using the new clock net variables in all Xilinx block designs. |
||
---|---|---|
.. | ||
ad9467_bd.tcl | ||
ad9467_spi.v |
7960b00684
Using the new clock net variables in all Xilinx block designs. |
||
---|---|---|
.. | ||
ad9467_bd.tcl | ||
ad9467_spi.v |