acostina
|
296983707b
|
usdrx1: Updated project to 2014.2
|
2014-09-23 22:45:50 -04:00 |
|
acostina
|
5af2474d51
|
usdrx1: axi_ad9671 / axi_jesd_gt added signal for frame synchronization
|
2014-09-23 22:44:33 -04:00 |
|
Adrian Costina
|
bdf01738a1
|
ultrasound: disconnected ADN4670 chips from SPI lines.
Connected everything to ground so that the the clock selected is 0 and all outputs are enabled
|
2014-09-23 22:30:42 -04:00 |
|
Adrian Costina
|
d33fb07587
|
usdrx1: Modified the GPIO assignments so that board specific GPIOs start from GPIO 32.
GPIOs for which the directions is known, have been specifically assigned.
The SPI clock has been changed to a lower frequency.
|
2014-09-16 15:56:19 -04:00 |
|
Adrian Costina
|
a773cc4992
|
usdrx1: updated project
ad_jesd_align wasa updated to be able to work with frames that have more than 4 octets per frame
|
2014-09-01 15:18:39 +03:00 |
|
Adrian Costina
|
6e444559b5
|
usdrx1: global clock fix
|
2014-06-10 18:09:49 +03:00 |
Rejeesh Kutty
|
96541f0a7f
|
usdrx1: zc706 updated for usdrx1
|
2014-04-10 11:05:13 -04:00 |
|
Rejeesh Kutty
|
6f36f74eea
|
usdrx1: common board files
|
2014-04-10 11:05:11 -04:00 |