zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
5,284 Commits
1 Branch
0 Tags
23 MiB
Commit Graph

3 Commits (eab1e86544647be00be2804ea81bed04b268f460)

Author SHA1 Message Date
Istvan Csomortani aeaefd2c1c intel/jesd204_phy: Add support for external coreclkin 
In Subclass 1 mode an external device clock (core clock) is used,
instead of the PCS output clock, to drive the link and transport layer.

Define an additional parameter, which can be used to enable clock input
port for the PHY module, which can be used as rx|tx_coreclkin source.
 2019-10-02 15:32:17 +03:00
Istvan Csomortani 5329458a62 library/scripts: Rename adi_ip_alt.tcl to adi_ip_intel.tcl 2019-06-29 06:53:51 +03:00
Istvan Csomortani 79b6ba29ce all: Rename altera to intel 2019-06-29 06:53:51 +03:00