zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
6,176 Commits
1 Branch
0 Tags
23 MiB
Commit Graph

2 Commits (e71dbbd6f97d276648f01c0c9ba78f561d2ad386)

Author SHA1 Message Date
Stanca Pop e71dbbd6f9 cn0561_zed: Initial commit 2022-05-11 17:30:26 +03:00
sergiu arpadi 0ac49027bd cn0561_coraz7s: Initial commit 
Because the inferface signals which pass through the eval board's
Arduino connector are connected to level shifters the design
will not work at the maximum clk frequency of 48MHz. The maximum
tested frequency is 24MHz.
 2022-05-11 17:30:26 +03:00