2 Commits (92f0e809b5c3a8ec1abae43766536cf57c346fe7)

Author	SHA1	Message	Date
Laszlo Nagy	3f94fec620	axi_dmac/dma_write_tb: added data integrity check ... Added passing condition checking. Added variable request sizes	2018-05-03 14:49:06 +02:00
Lars-Peter Clausen	24d17e8bcc	axi_dmac: Add transfer testbenches ... Add simple transfer testbenches that test the read and write to AXI memory paths of the DMAC. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>	2018-05-03 14:49:06 +02:00