Istvan Csomortani
|
1c23cf4621
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
Rejeesh Kutty
|
8063ba2b66
|
make updates
|
2017-03-20 16:05:18 -04:00 |
|
Rejeesh Kutty
|
fb4a583613
|
projects/system_bd- adc/dac fifo board designs
|
2017-02-27 16:06:39 -05:00 |
|
Rejeesh Kutty
|
c598e84258
|
remove processing order (no clock def dependency)
|
2017-02-22 16:02:08 -05:00 |
|
Rejeesh Kutty
|
edd5e9570f
|
file renamed; sed output; fingers crossed
|
2017-02-22 15:56:37 -05:00 |
|
Istvan Csomortani
|
7008c641b5
|
axi_adrv9371/zc706: Constraints update
From source *jesd_rstgen* is a false path for TX and RX_OS too.
|
2016-11-11 10:35:09 +02:00 |
|
Istvan Csomortani
|
35c2dd5d6d
|
adrv9371x/zc706: Fix constraints
|
2016-11-09 16:34:08 +02:00 |
|
Rejeesh Kutty
|
7290bcc81a
|
hdlmake- updates
|
2016-09-29 11:50:58 -04:00 |
|
Rejeesh Kutty
|
4950c6c773
|
adrv9371x - xcvr updates
|
2016-09-29 11:50:58 -04:00 |
|
Istvan Csomortani
|
16ee1336c3
|
Makefile: Update make files
|
2016-09-15 11:41:06 +03:00 |
|
Rejeesh Kutty
|
ce1fed1ce6
|
dmafifo- adc/dac split
|
2016-08-16 12:54:39 -04:00 |
|
Istvan Csomortani
|
0cd608a7e2
|
lib_refactoring: Update Make files
|
2016-08-08 16:38:38 +03:00 |
|
Istvan Csomortani
|
df36902713
|
lib_refactoring: Fix path of the IO macros
|
2016-08-08 15:07:19 +03:00 |
Adrian Costina
|
d60bce654c
|
Makefiles: Updated Makefiles so they run correctly with gnuwin32 tools
|
2016-08-05 15:16:04 +03:00 |
|
Rejeesh Kutty
|
e42b4ea378
|
hdlmake- updates
|
2016-08-04 13:28:25 -04:00 |
|
Istvan Csomortani
|
7ca8e10004
|
make: Update Make files
|
2016-08-01 14:24:48 +03:00 |
|
Istvan Csomortani
|
f84fafaaac
|
adrv9371x/zc706: Fix system top
The dac_fifo_bypass gpio is an internal gpio only. No need for IOBUF.
|
2016-06-10 10:11:27 +03:00 |
|
Istvan Csomortani
|
1853c6921d
|
adrv9371x/zc706: Fix typo in system_top
|
2016-05-27 14:13:55 +03:00 |
|
Istvan Csomortani
|
a6fbf6c20b
|
adrv9371x: Update the Makefiles
|
2016-05-27 14:13:55 +03:00 |
|
Istvan Csomortani
|
3859cba186
|
adrv9371x/zc706: Add PL_DDR FIFO to the design
|
2016-05-27 14:13:55 +03:00 |
|
Rejeesh Kutty
|
09520709b0
|
make updates
|
2016-05-20 12:35:45 -04:00 |
|
Rejeesh Kutty
|
f92e8509bb
|
adrv9371x- added
|
2016-05-20 11:46:25 -04:00 |