AndreiGrozav
|
e4ae391237
|
axi adc cores: Add missing ports to up_adc_common instance
|
2017-05-12 13:39:05 +03:00 |
Rejeesh Kutty
|
fea6eb68be
|
up_adc_common- port name changes
|
2017-05-10 14:45:17 -04:00 |
Istvan Csomortani
|
1c23cf4621
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
AndreiGrozav
|
91995c082d
|
axi_ad9684: Fixed up_drp_*data width
|
2016-10-12 13:20:26 +03:00 |
Istvan Csomortani
|
ad16aec101
|
axi_ad9684: Fix SERDES modules
|
2016-09-26 11:14:35 +03:00 |
Shrutika Redkar
|
6ebb32a194
|
library axi-slave missing protection signal added
|
2016-07-22 12:54:27 -04:00 |
Istvan Csomortani
|
c6cfd1a2b6
|
axi_ad9684: Initial check in
|
2016-01-19 11:13:45 +02:00 |