zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
849 Commits
1 Branch
0 Tags
23 MiB
Commit Graph

8 Commits (845652308437816e5dd323fbb5dce077e7ff7ded)

Author SHA1 Message Date
Adrian Costina 49f50829fa axi_i2s_adi: Fixed pins directions 2015-03-12 16:57:45 +02:00
Lars-Peter Clausen 96339ba96f axi_i2s: Add missing signals to the regmap read process sensitivity list 
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2014-09-30 13:18:51 +02:00
Lars-Peter Clausen 32dd1d1a4a axi_i2s: Set unused signals to 0 
Fixes warnings from the tools about undriven signals.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2014-09-30 13:18:50 +02:00
Lars-Peter Clausen 6a08f26905 axi_i2s/axi_spdif: Create clock and reset interface for DMA bus 
This avoids some critical warnings from Vivado that the DMA bus does not has any associated clocks.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2014-09-29 15:53:32 +02:00
Lars-Peter Clausen 40cbabf573 axi_i2s/axi_spdif: Remove manual creation of Streaming AXI bus 
It looks like Vivado is now able to infer these buses from the sources.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2014-09-29 15:53:32 +02:00
Lars-Peter Clausen 41cc92ef49 Remove BASEADDR/HIGHADDR parameters 
This is unused and unneeded. The AXI interconnect will make sure that a
peripheral only gets requests that are meant for it, there is no need to
check the address in the peripheral itself.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2014-09-11 12:26:37 +02:00
Rejeesh Kutty 63bd2b870a pointers to directories 2014-02-28 16:58:30 -05:00
Rejeesh Kutty f7c9368abc initial checkin 2014-02-28 14:26:22 -05:00