1f7671cb36
scripts/adi_env.tcl: helper function for environment variables
...
Ease the access of the environment variables.
2020-03-10 18:19:03 +02:00
fad52175d1
fmcomms8: Fix spi connection
2020-03-06 16:07:02 +02:00
50d904934a
fmcomms8: Changed the interrupt addresses to be similar with adrv9009zu11eg project
2020-03-06 16:07:02 +02:00
e1353d5291
m2k: use DMA streaming interface
...
The previous mechanism was "probing" the DMAs for valid data. Better said,
each interpolation channel enabled it's DMA until a valid data was received,
then it disabled the DMA read and waited for the adjacent channel(DMA) to
receive a valid data. Only when for both channels had valid data on the
DMAs interfaces was the transmission started. This added an undesired and
redundant complexity to the interpolation channels. Furthermore, for continuous
transmission, using the above mechanism lead to a fixed phase(sample)
shift between the two channels at each start.
By using the streaming mechanism the interface is simplified and the
above problems are solved.
2020-03-06 15:57:43 +02:00
dd47e30431
ad7768_evb_sync: Fixed sync issue
...
fixed sync inside ad7768_if module;
2020-03-04 18:21:55 +02:00
35412c81a9
dac_fmc_ebz: drive spi_en pin automatically based on FMC board selected
...
spi_en is active ...
... high for AD9135-FMC-EBZ, AD9136-FMC-EBZ, AD9144-FMC-EBZ,
... low for AD9171-FMC-EBZ, AD9172-FMC-EBZ, AD9173-FMC-EBZ
2020-03-03 15:49:30 +02:00
ef15757d9e
common:vcu118: support for plddr4 adc and dac fifo
...
Use 1GB from the DDR4 for either ADC or DAC sample buffering.
Max theoretical bandwidth of 19.2 GB/s
2020-03-03 15:49:11 +02:00
48a91796e2
ad77681evb: Set spi_clk to 40MHz ( #435 )
2020-02-24 12:55:06 +02:00
37188b01d8
fmcomms2:a10soc: use non DPA mode
2020-02-24 11:31:01 +02:00
96b7b3fa5f
fmcomms2: Add support for a10soc
...
Because fmcomms2 was not supported on a Intel carriers the
fmcomms2_qsys.tcl file got outdated.
The arradio project has the same hdl design. Hence the update is
merely a copy of the arradio_qsys.tcl with small changes.
2020-02-24 11:31:01 +02:00
2bca2e156c
cn0506_rgmii: Fix no clock defined warnings
...
This commit fixes the critical warning regarding the missing clock
definitions.
- Defined MDC(MDIO) clocks
- Set false path on(to) the ps8 MDIO input pins. There are synchronization
stages in the GMII to RGMII converter for the CDC between the 375M refclk
and 2.5M MDC clock domains.
2020-02-21 18:22:49 +02:00
6d91e2e54f
coraz7s_fix: Tied drdy to gpio
...
removed IOB attribute for drdy
2020-02-18 13:24:43 +02:00
501abfd53a
common/coraz7s: Fixed ethernet issue
...
fixed coraz7s preset; cleaned up lines which generated warnings
2020-02-18 13:24:43 +02:00
c4b94fc564
adrv9009zu11eg: Add S JESD204 parameter for the projects
2020-02-18 11:19:02 +02:00
645696e5b4
adrv9009zu11eg: Extend SPI connection to the PL HD PINS expansion
2020-02-18 11:19:02 +02:00
d2817863a1
adrv9009zu11eg: Add FMCOMMS8 support
2020-02-18 11:19:02 +02:00
29f18e501e
adrv9009zu11eg: Cleanup bd file
2020-02-18 11:19:02 +02:00
3192807f22
adi_project_xilinx: Fixed variable name
2020-02-14 11:22:46 +02:00
c5e03eb196
adi_project_xilinx: Added power analysis procedure
2020-02-14 11:22:46 +02:00
74fc68d4c3
axi_fan_control: Changed temperature thresholds to registers
...
implemented mux for temp reading either from internal or external
source; updated regmap; added param to identify source for temp
information; updated tacho measurements; added AVG_POW param used
for tacho measuremet average useful for simulations; defaults for
tacho measurements changed to params and added registers; added
prescaler for fsm control, FSM updated; changed register write
process; connected INTERNAL_SYSMONE to regmap, value can now be
read by software;
2020-02-14 11:21:12 +02:00
78a1e54a33
adi_project_xilinx.tcl: Generate resource utilization for IPs
2020-02-13 11:33:02 +02:00
46a413d9a5
dac_fmc_ebz/common/config.tcl: fix typo
2020-02-13 11:32:38 +02:00
e51d9372cd
fmcomms8: ZCU102: Added DAC FIFO
2020-02-10 11:23:52 +02:00
016a1d540d
fmcomms8: ZCU102: Initial commit
2020-02-10 11:23:52 +02:00
10a808b504
ad9208_dual_ebz/vcu118: remove GTY prefix from parameters
2020-02-10 09:48:17 +02:00
05c20af988
Merge pull request #430 from analogdevicesinc/update_tcl
...
Rename projects for consistency
2020-02-06 16:32:40 +02:00
e00ee136f6
cn0506_mii Updates for Rev B board
...
Because of the rmii mode requirements(external 50MHz clock) the
board will have the rx_err signal replaced on the FMC connector with the
50MHz external clock (D08/D20).
The rx_er will be shifted to the D9/D21 pins.
2020-02-03 11:20:18 +02:00
b3e475cb8b
ad_fmclidar1_ebz: Update the IO constraints to revB
...
The IO location of the laser_driver_otw_n was moved from FMC_HPC_LA27_N
to FMC_HPC_LA31 (laser_gpio[12]).
laser_gpio[11:0] assignments were shifted with one bit to MSB, and laser_gpio[0]
got the old location of the laser_driver_otw_n.
2020-01-31 18:47:37 +02:00
135538b521
adi_project: Fixed kcu105 board file selection
2020-01-16 17:16:58 +02:00
db5e21cfb9
pluto revC: Add second RF channel
...
-add second RF channel (without fir filters)
-use a more generic instantiation of the fir filters
-add util_cpack2 and util_upack2
2020-01-16 11:40:28 +02:00
f9c8ff26cf
pluto rev C hardware updates
...
-connect axi_spi to board GPIOs
-connect axi IIC to board GPIOs
MIO49 SPI_CS (PS MIO49)
L10P SPI_MOSI (AXI_SPI)
L12N SPI_MISO (AXI_SPI)
L24N SPI_CLK (AXI_SPI)
L7N iic_sda (AXI_IIC)
L9N iic_scl (AXI_IIC)
2020-01-16 11:40:28 +02:00
e773b22087
adi_project: Updated board files version selection
...
vivado will automatically select the latest version for a given board
2020-01-14 17:16:01 +02:00
fcf7bb035a
ad40xx: Fix data_width definition
2020-01-14 15:24:43 +02:00
d86fbb2a08
adi_board: fixed ddr memory mapping for microblaze projects
2020-01-13 12:25:23 +02:00
34ea5efdff
adi_project_xilinx: Use the latest board files
2020-01-13 12:25:23 +02:00
adfeb435a4
scripts: Update Vivado version to 2019.1
2020-01-13 12:25:23 +02:00
fa259c7975
ad40xx: Fix a typo
2020-01-10 10:20:06 +02:00
9497b1cace
ad40xx: Remove redundant upscaler IP, Add timing constraints
2020-01-09 11:32:31 +02:00
8db77d8f3a
ad_fmclidar1_ebz/README: Add Known Issues section
...
Add description of the power-up issue and its solution.
2019-12-20 13:20:42 +02:00
d4b3a3f640
ad_fmclidar1_ebz/README: A10SOC rework guide
2019-12-18 14:47:00 +02:00
9ab4c0c783
dac_fmc_ebz: Passthrough GPIO signal for bypass
2019-12-06 11:04:45 +02:00
8b45d17eb9
dac_fmc_ebz: Only create dummy ports for unused
...
lanes
2019-12-06 11:04:45 +02:00
09ad67bfd7
adrv9009zu11eg: Make the project more parametrizable
2019-12-04 14:59:18 +02:00
2e4ac278eb
ad_fmclidar1_ebz: Add documentation
2019-12-03 18:23:57 +02:00
3c83694755
adi_fir_filter_bd.tcl: Synchronize the control GPIO input to the core clock
2019-12-03 17:27:56 +02:00
82021edffe
adi_board.tcl:ad_xcvrcon: do not reorder common control
...
When channels are not swapped in groups of four but are completely out of order
the common control channel can't be reordered based on the index of the
channel.
2019-11-30 12:29:32 +02:00
c2726ceac9
common:vcu118: move system memory to DDR C2
...
The DDR controller for C2 for is much closer to the transceivers which
connect to the FMCp connector so designs does not have to span over all
three SLRs just over two reducing implementation and timing closure effort.
2019-11-28 16:17:44 +02:00
0cb5c0bdaf
adv9009zu11eg: Update FPGA to -2. Update DDR4 clock frequency
2019-11-27 16:27:44 +02:00
c44b4957b5
ad7134_fmc/zed: Fix IO definitions for SDI lines
2019-11-27 10:04:37 +02:00
88e80f604e
daq3:zcu102: fix GPIO double drive
2019-11-26 14:41:19 +02:00
8c39cf8560
scripts: adi_board.tcl: Update the axi_adxcvr to util_adxcvr connections
2019-11-26 12:57:53 +02:00
8131c86f75
m2k: Connect the adc_trigger reset
2019-11-25 13:14:18 +00:00
a06c74edc7
fmcjesdadc1: Change rx_div_clk to 125MHz
2019-11-20 10:50:18 +02:00
9260979b15
adrv9364: Added sysid to all projects
2019-11-20 10:43:54 +02:00
570dae7df6
adrv9361: Added sysid to all projects
2019-11-20 10:43:54 +02:00
dfe3258a4f
adrv9009zu11eg: Add axi_sysid
2019-11-19 10:29:57 +02:00
81d3a9eb66
adrv9009zu11eg: Reduce SPI Clock speed to meet timing
2019-11-19 10:29:57 +02:00
4b380fe640
ad7768-1evb: Add coraz7s support
2019-11-15 14:35:00 +02:00
40d839df5f
coraz7s: Initial commit
2019-11-15 14:35:00 +02:00
514aadb54e
m2k: Use dac trigger
2019-11-15 12:23:01 +00:00
a589a2c7eb
adrv9009_zu11eg_som: Change design partitioning
...
Create a structure similar with ADRV936x projects
2019-11-14 15:25:23 +02:00
eab1e86544
adrv9364z7020: Rename *box project to *packrf
2019-10-29 16:07:08 +02:00
de324526e3
adrv9361z7035: Rename *box project to *packrf
2019-10-29 16:07:08 +02:00
fba7cac0c6
ad7768-1evb: Remove ADC2, update spi engine framework
...
The second ADC was removed from the project, as the EV-AD7768-1FMCZ evaluation
board contains only one ADC. Therefore, all the IPs related to the
second ADC have been removed, too.
The data width supported by the spi IPs has been changed from 8 bits to
32 bits, therefore the axis_upscaler(util_axis_upscale_v1_0) and the
m_axis_samples_24(AXI4-Stream Data Width Converter) are no more necessary,
so they have been removed from the design.
The 24 bits width data transfer between the s_axis of axi_ad77681_dma
(AXI DMA Controller) and the offload_sdi of the spi_engine_offload is now made
directly.
2019-10-28 12:00:23 +02:00
4941d89fff
cn0506_mii: Add support on a10soc
2019-10-18 19:09:04 +03:00
fbb3a154ff
cn0506_mii: Add support on zcu102
2019-10-18 19:09:04 +03:00
3cb2392711
cn0506_mii: Add support on zc706
2019-10-18 19:09:04 +03:00
e98951d282
cn0506_mii: Add support on zed
2019-10-18 19:09:04 +03:00
8202c0025c
cn0506_mii: Common design initial commit
2019-10-18 19:09:04 +03:00
9323f4193c
m2k: Clean old interrupt connection style
2019-10-18 18:28:01 +03:00
a4547a32b6
pluto: Clean old interrupt connections style
2019-10-18 18:28:01 +03:00
fd4d32c408
projects/scripts/*xilinx*: Generate report utilization extra files
...
Add commands to generate one extra file with resource utilization, in CSV format.
New commands executes only if ADI_GENERATE_UTILIZATION env variable is set.
2019-10-18 13:42:34 +03:00
5a4726b356
adrv9364z7020: Fix interrupt concatenation
2019-10-17 15:09:48 +03:00
f0f314f24b
adrv9361z7035: Fix interrupt concatenation
...
None functional change, main goal is to increase consistancy in our
code base.
2019-10-17 15:09:48 +03:00
80333573c7
ad_fmclidar1_ebz/zcu102: Fix SYSREF input delay constraint
...
Add one clock cycle input delay for the SYSREF input,
to compensate the high propegation delay of device_clk_BUFG.
2019-10-17 09:59:23 +03:00
03bec4b49c
ad_fmclidar1_ebz: Interchange SYSREF and DEV_CLK ports location
...
In ZCU102 LA01_CC_P|N are connected to regional clock, but in order to
receive a device clock properly we have to use pin which is connected
to a global clock buffer. Luckily SYSREF is connected to global clock
pin; swap to port to receive the device clock correctly.
Also, swap the ports in both ZC706 and A10SOC carriers.
2019-10-17 09:59:23 +03:00
2cabf8d224
ad_fmclidar1_ebz: Move afe_iic definition to system_bd.tcl
...
In order to prevent platform specific variable usage in the common tcl
script, move the AFE I2C interface definition to system_bd.tcl
2019-10-17 09:59:23 +03:00
b3e1cd2a15
ad_fmclidar1_ebz: Add support for ZCU102
2019-10-17 09:59:23 +03:00
3084a5d9aa
ad_fmclidar1_ebz/a10soc: Fix the comment about the carrier re-work
...
The project is using the FMCA connector of the board. Make sure that all
the carrier re-work is related to the FMCA connector.
2019-10-17 09:58:52 +03:00
12c474ba13
ad7134: Change maximum data width from 24b to 32b
2019-10-16 17:35:24 +03:00
3c46cc9347
dac_fmc_ebz: Add project info to sys_id
...
Add project device and mode info to sys_id custom string
2019-10-15 17:08:53 +03:00
58b846faae
dac_fmc_ebz: Add build time config option
2019-10-15 17:08:53 +03:00
e22016de4c
adrv9371/daq2/daq3:kcu105: patch GTH3 CPLL parameters
...
Update GTH3 parameters according to a 10Gbps link from the Transceiver
Wizard.
2019-10-08 10:38:46 +03:00
8895b08eb1
adrv9009_zu11eg_som: i2s mclk fix
...
mclk now generated by ps not axi clkgen ip. ADAU1761 expects a free
running clock and the i2s driver was switching the axi clkgen ip off
which was causing issues.
2019-10-03 17:30:57 +03:00
2344778dd8
ad_fmclidar1_ebz/a10soc: Initial commit
...
Add initial support for Arria 10 SOC carrier.
2019-10-02 15:32:17 +03:00
23d29e7a15
a10soc_system_qsys: sys_dma_clk clock_source inherit its clock frequency from its source
2019-10-02 15:32:17 +03:00
af94487f57
adi_project_intel: Enable HPS internal timing
...
It's recommended to use this global assignment so the tool can make a
more in-depth timing analysis.
2019-10-02 15:32:17 +03:00
bc2f916dfc
a10soc: Synchronize resets to the reset source
...
Resets de-assertion should be synchronized to its associated clock.
2019-10-02 15:32:17 +03:00
9c9ce928d8
Merge pull request #346 from analogdevicesinc/spi_engine_trigger_update
...
spi_engine: Update pulse generation
2019-10-02 14:42:41 +03:00
75d263afc5
adi_project_xilinx: Add constraint files to constr_1 file set
2019-09-27 18:21:25 +03:00
64e54fda8d
fmcomms5: remove clock skew handling
...
Use SSI clock from master as SSI clock of slave.
2019-09-27 17:52:10 +03:00
994bb6d0cf
adaq7980: Software configurable trigger
2019-09-27 17:02:52 +03:00
b174333fa2
project-xilinx.mk: Clean generated file by sysid
2019-09-27 13:16:19 +03:00
7a685dd443
cn0506_rgmii/zcu102: Fix README typo
2019-09-26 16:33:45 +03:00
442b38033a
sys_id: added catch to git status check
...
made error checking more general
2019-09-26 16:26:02 +03:00
447434ace0
cn0506_rgmii: Add support for a10soc
2019-09-20 18:03:27 +03:00
1138c48270
cn0506_rgmii: Add support for zcu102
2019-09-20 18:03:27 +03:00
f4f547715e
cn0506_rgmii: Add support for zc706
2019-09-20 18:03:27 +03:00
98fba87d8f
cn0506_rgmii: Add support for zed
2019-09-20 18:03:27 +03:00
afd9420dab
cn0506_rgmii: base design initial commit
2019-09-20 18:03:27 +03:00
Laszlo Nagy
Adrian Costina
AndreiGrozav
sarpadi
StancaPop
sraus
Istvan Csomortani
Stanca Pop
István Csomortáni
Prasahnt Sivarajah