Filip Gherman
|
4ec8797c7c
|
adrv9009: Parameterize JESD204 configuration values
|
2022-01-13 10:15:05 +02:00 |
Adrian Costina
|
591a23156b
|
Makefiles: Update header with the appropriate license
|
2021-09-16 16:50:53 +03:00 |
Sergiu Arpadi
|
6f2f2b8626
|
makefile: Regenerate make files
|
2021-01-20 01:02:56 +02:00 |
|
sergiu arpadi
|
acbbd4636a
|
sysid: Upgrade framework, header/ip are now at 2/1.1.a
Unify tcl scripts; rename adi_pd_intel.tcl to adi_pd.tcl
add git branch to internal use area; update log prints;
update xilixn projects; fix cn0506 sysid script;
|
2021-01-20 01:02:56 +02:00 |
|
Adrian Costina
|
9093a8c428
|
library: Move ad_iobuf to the common library, as it's not Xilinx specific
Updated all system_project and Makefiles
|
2020-11-02 16:13:35 +02:00 |
|
Sergiu Arpadi
|
d8ab27b2af
|
sysid: Remove cstring init string
|
2020-09-30 19:12:24 +03:00 |
Istvan Csomortani
|
32eeedb660
|
makefile: Update makefiles
|
2020-05-07 08:41:49 +01:00 |
|
Istvan Csomortani
|
aa5fdf903e
|
Makefile: Update makefiles
|
2019-08-26 16:58:01 +03:00 |
AndreiGrozav
|
78afe38a3f
|
adrv9009: Add decimation and interpolation filters
|
2019-08-20 16:24:47 +03:00 |
|
Arpadi
|
0680e44330
|
system_id: deployed ip
|
2019-08-06 16:53:11 +03:00 |
|
Istvan Csomortani
|
a589753d92
|
project/scripts: Rename adi_project.tcl to adi_project_xilinx.tcl
|
2019-06-29 06:53:51 +03:00 |
|
Istvan Csomortani
|
43725429ac
|
adi_project: Rename the process adi_project_xilinx to adi_project
|
2019-06-29 06:53:51 +03:00 |
|
Istvan Csomortani
|
0e750bea42
|
adrv9009: Fix dma_clk tree
|
2019-06-11 18:13:06 +03:00 |
|
Istvan Csomortani
|
70b7d69ff8
|
whitespace: Delete all trailing white spaces
|
2019-06-07 10:20:15 +03:00 |
Laszlo Nagy
|
3183fbf226
|
adrv9009: update adcfifo/dacfifo
|
2019-01-23 14:45:45 +02:00 |
|
Laszlo Nagy
|
0b66b39352
|
adrv9009/zc706: make SPI selection consistent
|
2018-12-21 17:32:48 +02:00 |
|
Laszlo Nagy
|
3d7a376f8b
|
Makefile: update makefiles
|
2018-12-21 17:32:48 +02:00 |
|
Laszlo Nagy
|
c9f1c92eaa
|
adrv9009: use generic TPL
Make the block design parametrizable.
Limitations:
F = 1,2,4
|
2018-12-21 17:32:48 +02:00 |
|
Laszlo Nagy
|
47093775ae
|
adrv9009/zc706: top level cleanup
|
2018-12-21 17:32:48 +02:00 |
|
Laszlo Nagy
|
8adc285eab
|
adrv9009/zc706: fix location constraints
|
2018-12-21 17:32:48 +02:00 |
|
Laszlo Nagy
|
7a5a8c5340
|
Revert "adrv9009: Removed ZC706 based project"
This reverts commit 7e7f75c0270bb6793bedb339f62b67bab9d77a6e.
|
2018-12-21 17:32:48 +02:00 |
|
Adrian Costina
|
4999a52f87
|
adrv9009: Removed ZC706 based project
|
2018-05-14 11:36:31 +03:00 |
|
Adrian Costina
|
e4d579726d
|
Renamed ad9379 to adrv9009
|
2018-04-26 18:19:11 +03:00 |