Rejeesh Kutty
|
5f2fb45b24
|
library: ported hdmi tx to altera
|
2014-05-02 12:07:47 -04:00 |
Rejeesh Kutty
|
503096de18
|
gt: change userready on drp clock
|
2014-04-17 16:09:55 -04:00 |
U-ANALOG\ACostina
|
c73390b6c9
|
axi_ad9361: Intermediary check in for altera porting
This is work in progress. It will not work as it is
|
2014-04-11 17:40:34 +03:00 |
Lars-Peter Clausen
|
799d2384d8
|
up_xfer_cntrl: Remove extra semicolon
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
2014-04-10 13:50:39 +02:00 |
Rejeesh Kutty
|
f8f2684b7e
|
up_gt: eyescan delay bug fix
|
2014-04-02 16:45:41 -04:00 |
Rejeesh Kutty
|
2472d61daf
|
ad_gt_es: status asserted early for latency
|
2014-04-01 15:06:51 -04:00 |
Rejeesh Kutty
|
724bd70a06
|
altera additions and replacements
|
2014-04-01 11:18:10 -04:00 |
Rejeesh Kutty
|
25f416e46f
|
dds output is reset if disabled
|
2014-03-31 10:01:49 -04:00 |
Rejeesh Kutty
|
ad491e92ab
|
changed pcore version and made it local (top shouldn't override)
|
2014-03-14 12:02:16 -04:00 |
Rejeesh Kutty
|
fd14607da5
|
mult instances: consistent naming style
|
2014-03-12 15:42:47 -04:00 |
Rejeesh Kutty
|
7fc5b8ecd9
|
common: use dsp slice for multiply modules
|
2014-03-12 15:35:21 -04:00 |
Rejeesh Kutty
|
0817973cc0
|
library: removed xilinx dc filter and dds
|
2014-03-10 14:52:48 -04:00 |
Rejeesh Kutty
|
bb0431d3e8
|
library: dds and dcfilter changes, added fifo wrappers
|
2014-03-10 11:11:50 -04:00 |
Rejeesh Kutty
|
d6256e9e29
|
library: dds and dcfilter changes, added fifo wrappers
|
2014-03-10 11:11:16 -04:00 |
Rejeesh Kutty
|
23a62a92b2
|
up_adc_common: dma bus width is 0x8 (constant)
|
2014-03-06 19:22:19 -05:00 |
Rejeesh Kutty
|
f7c9368abc
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |