c9a5057b93
library/prcfg : Split data bus to channels
...
Because of the new pack/upack modules on the data path, it makes more sense to split the data interface of the PR modules into separate channels.
The top module will supports max 4 channels.
2015-10-13 11:36:45 +03:00
42874bfe81
prcfg_library: Major update
...
Get rid of the QPSK symbol wrapper for now. The DMA data path is using the 2 LSB bits.
2014-11-18 10:05:52 +02:00
bf62665c56
prcfg_qpsk: Add Simulink model
...
Matlab version used: R2014a, HDL Coder 3.3
2014-11-12 15:44:38 +02:00
d596d71285
prcfg_qpsk: Swap the I/Q pair nets between the filter and the demodulator.
...
This fix the wrong symbol mapping issue.
2014-10-31 12:14:52 +02:00
eb520b1f75
prcfg_qpsk: Major update
...
Add a symbol wrapper to the logic. Wraps the 32 bit data to 2 bit symbols.
2014-10-31 12:10:59 +02:00
ea194755e1
prcfg: Upgrade the QPSK logic
...
Regenerate the qpsk logic, with the new HDL coder, and modify the design to support the new files.
2014-10-31 11:59:29 +02:00
9dfbf4a9a6
prcfg: Update the prcfg logic to the new ad9361 interface
2014-08-05 17:54:37 +03:00
75e624ef15
prcfg_lib: Flop the status and mode nets
...
Flop the status and mode nets in case of BIST and QPSK configurations.
2014-07-08 12:23:48 +03:00
7e5748374d
prcfg_lib: Fixed prbs generator for QPSK
2014-07-02 18:14:35 +03:00
89961c8dd7
prcfg_lib: Update the PR libraries
...
+ Flop the control nets too inside the adc/dac module
+ Flop the gpio_out in prcfg_top
2014-06-13 20:35:35 +03:00
ea22d29862
prcfg: Initial check in of PR modules
...
Initial check in of the partial reconfiguraiton modules.
2014-06-05 14:58:14 +03:00
Istvan Csomortani