c9a7d4d927
Add copyright and license to .tcl, .ttcl files
...
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-07-25 15:22:26 +03:00
28c06d505f
Add/edit copyright and license for .v, .sv files
...
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-07-11 15:17:41 +03:00
db94628cc6
library & projects: Update Makefiles
...
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-01-27 11:54:05 +02:00
22fbb05256
Update IPs based on up_adc_common changes
2023-01-12 13:09:35 +02:00
28ace647d1
up_adc_common: Update IPs and adi_regmap_adc definition file to latest up_adc_common module
2022-10-05 14:56:36 +03:00
775a23ebf2
up_adc_channel: Update IPs and adi_regmap_adc definition file to latest up_adc_channel module
2022-10-05 14:27:51 +03:00
482f0489a3
scripts: Merge adi_env.tcl into a single file
...
Move the new adi_env.tcl file from hdl/projects/scripts into hdl/scrips
2022-08-08 13:52:54 +03:00
0c0617d49e
libraries: Update modules according to guideline
...
* Added header license for the files that didn't have
* Modified parentheses
* Removed extra spaces at the end of lines
* Fixed parameters list to be each parameter on its line
* Deleted lines after endmodule and consecutive empty lines
* Fixed indentation
Signed-off-by: Iulia Moldovan <iulia.moldovan@analog.com>
2022-06-28 18:06:56 +03:00
619e8043d0
Adaq8092 on ZedBoard LVDS output mode ( #921 )
...
* common/up_adc_common: Add adc_custom_control register
* library/axi_adaq8092: Initial commit
* projects/adaq8092_fmc: Initial commit for ZedBoard
2022-04-28 15:39:59 +03:00
Iulia Moldovan
AndreiGrozav
alin724
Iacob_Liviu
PopPaul2021