Adrian Costina
|
545e458997
|
m2k: Standalone, ignored critical warning for contraints that should only be applied at the implementation stage
|
2017-02-27 14:17:29 +02:00 |
|
Adrian Costina
|
eda585f0e4
|
m2k: Connected data[0] and trigger[0] pins to the logic analyzer clock generator input 2
|
2017-02-27 14:16:32 +02:00 |
|
Adrian Costina
|
908da60ab6
|
m2k: zed, changed constraints so they are the same with the ZED default configuration
- the voltage can be physically changed between 1.8V, 2.5V and 3.3V
|
2017-02-27 14:13:34 +02:00 |
Rejeesh Kutty
|
c598e84258
|
remove processing order (no clock def dependency)
|
2017-02-22 16:02:08 -05:00 |
|
Adrian Costina
|
e215a091b2
|
m2k: standalone, added explicit fclk_clk0 and fclk_clk1 constraints
|
2017-02-13 12:02:59 +02:00 |
|
Adrian Costina
|
4e62fb0ef3
|
m2k: Add reset circuitry on the logic_analyzer clock domain
|
2017-02-13 12:02:11 +02:00 |
|
Adrian Costina
|
6aadb49e80
|
m2k: Remove use board flow from the standalone version
|
2017-02-02 12:58:58 +02:00 |
|
Adrian Costina
|
0d0c3e99fd
|
m2k: Added I2C pull-ul, removed SLEW constraints
|
2017-02-02 12:35:46 +02:00 |
|
Adrian Costina
|
5155b3f46d
|
m2k: Fix gpio buswidth
|
2017-02-01 17:43:01 +02:00 |
|
Adrian Costina
|
cfff70d358
|
M2K: Update standalone project
- configured PS7 similar to pluto. Added specific constraints instead of default PS7
- moved ad9963_resetn and en_power_analog to gpio[0] and gpio[1]
|
2017-02-01 14:27:11 +02:00 |
|
Adrian Costina
|
6bdd853b88
|
m2k: Updated PS7 configuration
|
2017-01-31 23:08:53 +02:00 |
|
Adrian Costina
|
b14d740f87
|
M2K: initial commit
|
2017-01-31 16:43:40 +02:00 |