fe140a054f
license: Fix VHDL license header
2017-05-17 18:28:06 +03:00
70e3dd00ff
scripts: Update required tool versions
2017-05-17 16:45:20 +03:00
bf44f357fe
Fix VHDL files license header, second try
...
While VHDL uses -- for comments uris still use //.
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2017-05-17 15:25:08 +02:00
5ee9480142
Fix VHDL files license header
...
VHDL uses '--' for comments rather than '//'.
Also remove left over old license headers.
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2017-05-17 15:21:06 +02:00
18bc5465df
axi_usb_fx3: Add missing ports
2017-05-17 14:48:28 +03:00
9055774795
all: Update license for all hdl source files
...
All the hdl (verilog and vhdl) source files were updated. If a file did not
have any license, it was added into it. Files, which were generated by
a tool (like Matlab) or were took over from other source (like opencores.org),
were unchanged.
New license looks as follows:
Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
Each core or library found in this collection may have its own licensing terms.
The user should keep this in in mind while exploring these cores.
Redistribution and use in source and binary forms,
with or without modification of this file, are permitted under the terms of either
(at the option of the user):
1. The GNU General Public License version 2 as published by the
Free Software Foundation, which can be found in the top level directory, or at:
https://www.gnu.org/licenses/old-licenses/gpl-2.0.en.html
OR
2. An ADI specific BSD license as noted in the top level directory, or on-line at:
https://github.com/analogdevicesinc/hdl/blob/dev/LICENSE
2017-05-17 11:52:08 +03:00
857ad45d57
util_fir_int: Force 1/8 filter input data rate
2017-05-16 19:35:24 +03:00
3f5d930cde
axi_adc_decimate/cic_decim: Fix clk_enable warning
...
- fix clk_enable zero replication warning
2017-05-16 19:35:24 +03:00
fd7db4fcf3
util_tdd_sync: add missing ports
2017-05-16 19:35:24 +03:00
cf3737122b
Remove duplicare wire declaration
...
-Introduced by updating to verilog-2001
2017-05-16 19:35:24 +03:00
41e25e7c96
Add missing ad_serdes_out interface ports
2017-05-16 19:35:24 +03:00
c4b4bdc415
daq2/a10gx- constraints remove 16.0
2017-05-16 10:09:42 -04:00
0c5dabe358
axi_ad9963: Update constraints as adc_common and dac_common paths have been renamed
2017-05-15 18:59:09 +03:00
ce4f9bf906
up_dac_common: rename internal signals
2017-05-15 18:58:26 +03:00
cfcb269d38
a10gx- change ddr to 1G
2017-05-15 09:32:36 -04:00
63b701ccab
altera- add version check
2017-05-12 15:13:29 -04:00
ebeebdddf0
altera- infer latest versions
2017-05-12 13:40:14 -04:00
c728299e71
altera- default to latest version
2017-05-12 13:25:17 -04:00
ecfa15bfce
version check- change to critical warning
2017-05-12 09:51:48 -04:00
e4ae391237
axi adc cores: Add missing ports to up_adc_common instance
2017-05-12 13:39:05 +03:00
0e1e507541
axi dac cores: Add missing ports to up_dac_common instance
2017-05-12 13:37:34 +03:00
d93a6d062e
fmcadc5-sync: added a convenience timer
2017-05-11 12:39:39 -04:00
8e7b577c94
axi_ad5766: Add missing ports to up_dac_common instance
2017-05-11 17:25:31 +03:00
6e5d965211
axi_ad5766: sdo_mem size is 3
2017-05-11 17:25:31 +03:00
7968ca64a6
axi_ad5766: Delete redundant parameters
2017-05-11 17:25:31 +03:00
e327166cf2
axi_generic_adc: Update port names for up_adc_common instance
2017-05-11 11:00:24 +03:00
039ae9ae92
fmcadc5- syntax/port name fixes
2017-05-10 16:30:15 -04:00
fea6eb68be
up_adc_common- port name changes
2017-05-10 14:45:17 -04:00
6a0a2e4661
hdlmake.pl updates
2017-05-10 14:35:06 -04:00
74c44cf830
axi_fmcadc5- remove pack-driver is too late
2017-05-10 14:33:56 -04:00
c2dd991736
axi_fmcadc5- sign-extend and interleave (core is too late)
2017-05-10 14:33:56 -04:00
78435ebbb7
ad9625- add an option to control cs monitoring
2017-05-10 14:33:56 -04:00
d374f5b091
library/up_adc_common- add sref sync option
2017-05-10 14:33:56 -04:00
61bbfb2c82
library/axi_fmcadc5_sync- remove dependecy on adc-core (driver shows up late)
2017-05-10 14:33:56 -04:00
c44de7021a
axi_ad9739a: Fix DDS set frequency
...
- DDS out frequency was 4 times greater than the desired frequency
2017-05-10 17:39:00 +03:00
5fe008d887
axi_ad9371: Update dac_clk_ratio to 2
...
DAC sampling frequency is two times of the JESD204
core clock.
2017-05-10 11:12:45 +03:00
0e5a24ee7c
axi_fmcadc5_sync- raw inputs & constraint fixes
2017-05-08 10:30:51 -04:00
b6e9c92f46
axi_fmcadc5_sync- raw inputs & constraint fixes
2017-05-08 10:29:06 -04:00
391a14be7a
hdlmake.pl updates
2017-05-04 13:59:47 -04:00
1bd444b47f
axi_fmcadc5_sync- calcor added
2017-05-04 13:58:35 -04:00
f93a003ed1
axi_ad9434: Fix input data rate
2017-05-04 16:43:09 +03:00
6387b53266
ad77681evb: Initial commit
2017-05-04 12:19:11 +03:00
3ba57582bb
spi_engine_offload: Add a CDC module for trigger reception
...
There are devices which have a asynchronous data ready signal. (asynchronous
with the spi clock) The CDC stages can be enabled by setting up
the ASYNC_TRIG parameter.
2017-05-04 12:14:06 +03:00
07956cfe66
spi_engine: Define parameter inside the module statement
...
Part of the effort to update all verilog files to use the
ANSI-C style port list in module definitions. (verilog-2001)
2017-05-04 12:13:47 +03:00
ef97c1e375
adrv9371x/a10soc: Fix constraints
...
Signed-off-by: Istvan Csomortani <istvan.csomortani@analog.com>
2017-05-02 14:37:11 +03:00
f0bc3e20ef
zcu102: Automatic IP version update fix
2017-05-02 12:52:43 +03:00
cd8f4f23be
zcu102: Automatic IP version update
2017-05-02 12:30:00 +03:00
d6b09602ed
usrpe31x: Automatic IP version update
2017-05-02 12:27:57 +03:00
485c810c2c
pzsdr*: Automatic IP version update
2017-05-02 11:43:32 +03:00
b3ce821311
change pl ddr clock to 1G
2017-05-01 09:35:10 -04:00
Istvan Csomortani
AndreiGrozav
Lars-Peter Clausen
Rejeesh Kutty
Adrian Costina