zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_*fifo: Delete/replace AXI_BYTE_WIDTH parameter

main
Istvan Csomortani 2017-02-16 19:54:41 +02:00
parent 95a4ea20c8
commit f10866e4c3
2 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
library/xilinx/axi_adcfifo/axi_adcfifo.v
View File

@ -115,7 +115,6 @@ module axi_adcfifo (
parameter AXI_LENGTH = 16;
parameter AXI_ADDRESS = 32'h00000000;
parameter AXI_ADDRESS_LIMIT = 32'hffffffff;
parameter AXI_BYTE_WIDTH = AXI_DATA_WIDTH/8;
// adc interface
@ -152,7 +151,7 @@ module axi_adcfifo (
input axi_awready;
output axi_wvalid;
output [AXI_DATA_WIDTH-1:0] axi_wdata;
output [AXI_BYTE_WIDTH-1:0] axi_wstrb;
output [(AXI_DATA_WIDTH/8)-1:0] axi_wstrb;
output axi_wlast;
output [ 3:0] axi_wuser;
input axi_wready;

3
library/xilinx/axi_dacfifo/axi_dacfifo.v
View File

@ -117,7 +117,6 @@ module axi_dacfifo (
parameter AXI_LENGTH = 15;
parameter AXI_ADDRESS = 32'h00000000;
parameter AXI_ADDRESS_LIMIT = 32'hffffffff;
parameter AXI_BYTE_WIDTH = AXI_DATA_WIDTH/8;
// dma interface
@ -157,7 +156,7 @@ module axi_dacfifo (
input axi_awready;
output axi_wvalid;
output [(AXI_DATA_WIDTH-1):0] axi_wdata;
output [(AXI_BYTE_WIDTH-1):0] axi_wstrb;
output [(AXI_DATA_WIDTH/8-1):0] axi_wstrb;
output axi_wlast;
output [ 3:0] axi_wuser;
input axi_wready;