axi_ad9643: Added CDC and reset constraints
parent
a62415b0ab
commit
eca616a3ae
|
@ -1,3 +1,44 @@
|
||||||
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_ports adc_clk]]
|
set up_clk [get_clocks -of_objects [get_ports s_axi_aclk]]
|
||||||
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_ports s_axi_aclk]]
|
set ad9643_clk [get_clocks -of_objects [get_ports adc_clk]]
|
||||||
|
|
||||||
|
set_property ASYNC_REG TRUE \
|
||||||
|
[get_cells -hier *toggle_m1_reg*] \
|
||||||
|
[get_cells -hier *toggle_m2_reg*] \
|
||||||
|
[get_cells -hier *state_m1_reg*] \
|
||||||
|
[get_cells -hier *state_m2_reg*]
|
||||||
|
|
||||||
|
set_false_path \
|
||||||
|
-from [get_cells -hier up_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier d_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop}]
|
||||||
|
set_false_path \
|
||||||
|
-from [get_cells -hier d_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier up_xfer_state_m1_reg* -filter {primitive_subgroup == flop}]
|
||||||
|
set_max_delay -datapath_only \
|
||||||
|
-from [get_cells -hier up_xfer_data_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier d_data_cntrl_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
[get_property PERIOD $ad9643_clk]
|
||||||
|
|
||||||
|
set_false_path \
|
||||||
|
-from [get_cells -hier d_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier up_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop}]
|
||||||
|
set_false_path \
|
||||||
|
-from [get_cells -hier up_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier d_xfer_state_m1_reg* -filter {primitive_subgroup == flop}]
|
||||||
|
set_max_delay -datapath_only \
|
||||||
|
-from [get_cells -hier d_xfer_data_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier up_data_status_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
[get_property PERIOD $up_clk]
|
||||||
|
|
||||||
|
set_false_path \
|
||||||
|
-from [get_cells -hier up_count_toggle_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier d_count_toggle_m1_reg* -filter {primitive_subgroup == flop}]
|
||||||
|
set_false_path \
|
||||||
|
-from [get_cells -hier d_count_toggle_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier up_count_toggle_m1_reg* -filter {primitive_subgroup == flop}]
|
||||||
|
set_max_delay -datapath_only \
|
||||||
|
-from [get_cells -hier d_count_hold_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
-to [get_cells -hier up_d_count_reg* -filter {primitive_subgroup == flop}] \
|
||||||
|
[get_property PERIOD $up_clk]
|
||||||
|
|
||||||
|
set_false_path \
|
||||||
|
-to [get_pins -hier */PRE -filter {NAME =~ *i_*rst_reg*}]
|
||||||
|
|
|
@ -28,6 +28,7 @@ adi_ip_files axi_ad9643 [list \
|
||||||
"axi_ad9643.v" ]
|
"axi_ad9643.v" ]
|
||||||
|
|
||||||
adi_ip_properties axi_ad9643
|
adi_ip_properties axi_ad9643
|
||||||
|
|
||||||
adi_ip_constraints axi_ad9643 [list \
|
adi_ip_constraints axi_ad9643 [list \
|
||||||
"axi_ad9643_constr.xdc" ]
|
"axi_ad9643_constr.xdc" ]
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue