zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fmcomms2: c5soc: Set dac_util_unpack number of channels to 4 

We only do have 4 channels in this design. Reducing the number of supported
channels for the dac_util_unpack core to 4 from 8 lowers the DMA alignment
requirement from 128bit to 64bit.  We need this since applications only
expect a DMA alignment requirement of 64bit.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
main
Lars-Peter Clausen 2014-09-12 16:11:42 +02:00
parent ecc498313c
commit d8651cdd2e
2 changed files with 22 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
projects/fmcomms2/c5soc/system_bd.qsys
View File

@ -951,7 +951,7 @@
<module kind="axi_dmac" version="1.0" enabled="1" name="axi_dmac_dac">
<parameter name="PCORE_ID" value="0" />
<parameter name="C_DMA_DATA_WIDTH_SRC" value="64" />
<parameter name="C_DMA_DATA_WIDTH_DEST" value="128" />
<parameter name="C_DMA_DATA_WIDTH_DEST" value="64" />
<parameter name="C_DMA_LENGTH_WIDTH" value="24" />
<parameter name="C_2D_TRANSFER" value="0" />
<parameter name="C_CLKS_ASYNC_REQ_SRC" value="1" />
@ -1277,6 +1277,8 @@
version="1.0"
enabled="1"
name="util_dac_unpack">
<parameter name="CHANNELS" value="4" />
<parameter name="DATA_WIDTH" value="16" />
<parameter name="AUTO_DATA_CLOCK_CLOCK_RATE" value="0" />
</module>
<connection

50
projects/fmcomms2/c5soc/system_top.v
View File

@ -283,7 +283,7 @@ module system_top (
wire [ 15:0] dac_data_q0;
wire [ 15:0] dac_data_i1;
wire [ 15:0] dac_data_q1;
wire [127:0] dac_ddata;
wire [ 63:0] dac_ddata;
wire dac_dunf;
wire dac_rd_en;
wire dac_fifo_valid;
@ -490,36 +490,24 @@ module system_top (
.adc_pack_channels_data_chan_data_3 (adc_chan_q1),
.adc_pack_channels_data_dvalid (adc_dwr),
.adc_pack_channels_data_dsync (adc_dsync),
.adc_pack_channels_data_ddata (adc_ddata),
.util_dac_unpack_data_clock_clk (clk),
.util_dac_unpack_channels_data_dac_enable_00 (dac_enable_i0),
.util_dac_unpack_channels_data_dac_valid_00 (dac_valid_i0),
.util_dac_unpack_channels_data_dac_data_00 (dac_data_i0),
.util_dac_unpack_channels_data_dac_enable_01 (dac_enable_q0),
.util_dac_unpack_channels_data_dac_valid_01 (dac_valid_q0),
.util_dac_unpack_channels_data_dac_data_01 (dac_data_q0),
.util_dac_unpack_channels_data_dac_enable_02 (dac_enable_i1),
.util_dac_unpack_channels_data_dac_valid_02 (dac_valid_i1),
.util_dac_unpack_channels_data_dac_data_02 (dac_data_i1),
.util_dac_unpack_channels_data_dac_enable_03 (dac_enable_q1),
.util_dac_unpack_channels_data_dac_valid_03 (dac_valid_q1),
.util_dac_unpack_channels_data_dac_data_03 (dac_data_q1),
.util_dac_unpack_channels_data_dac_enable_04 (1'b0),
.util_dac_unpack_channels_data_dac_valid_04 (1'b0),
.util_dac_unpack_channels_data_dac_data_04 (),
.util_dac_unpack_channels_data_dac_enable_05 (1'b0),
.util_dac_unpack_channels_data_dac_valid_05 (1'b0),
.util_dac_unpack_channels_data_dac_data_05 (),
.util_dac_unpack_channels_data_dac_enable_06 (1'b0),
.util_dac_unpack_channels_data_dac_valid_06 (1'b0),
.util_dac_unpack_channels_data_dac_data_06 (),
.util_dac_unpack_channels_data_dac_enable_07 (1'b0),
.util_dac_unpack_channels_data_dac_valid_07 (1'b0),
.util_dac_unpack_channels_data_dac_data_07 (),
.util_dac_unpack_channels_data_fifo_valid (dac_fifo_valid),
.util_dac_unpack_channels_data_dma_rd (dac_rd_en),
.util_dac_unpack_channels_data_dma_data (dac_ddata)
);
.adc_pack_channels_data_ddata (adc_ddata),
.util_dac_unpack_data_clock_clk (clk),
.util_dac_unpack_channels_data_dac_enable_00 (dac_enable_i0),
.util_dac_unpack_channels_data_dac_valid_00 (dac_valid_i0),
.util_dac_unpack_channels_data_dac_data_00 (dac_data_i0),
.util_dac_unpack_channels_data_dac_enable_01 (dac_enable_q0),
.util_dac_unpack_channels_data_dac_valid_01 (dac_valid_q0),
.util_dac_unpack_channels_data_dac_data_01 (dac_data_q0),
.util_dac_unpack_channels_data_dac_enable_02 (dac_enable_i1),
.util_dac_unpack_channels_data_dac_valid_02 (dac_valid_i1),
.util_dac_unpack_channels_data_dac_data_02 (dac_data_i1),
.util_dac_unpack_channels_data_dac_enable_03 (dac_enable_q1),
.util_dac_unpack_channels_data_dac_valid_03 (dac_valid_q1),
.util_dac_unpack_channels_data_dac_data_03 (dac_data_q1),
.util_dac_unpack_channels_data_fifo_valid (dac_fifo_valid),
.util_dac_unpack_channels_data_dma_rd (dac_rd_en),
.util_dac_unpack_channels_data_dma_data (dac_ddata)
);
endmodule