zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

jesd204: axi_jesd204_up_rx_lane: Fix padding signal width 

The upper padding zeros should be 26 bits wide.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
main
Lars-Peter Clausen 2017-07-17 15:10:21 +02:00
parent fa46688be5
commit d164209355
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v
View File

@ -103,7 +103,7 @@ always @(*) begin
end else begin end else begin
case (up_raddr[1:0]) case (up_raddr[1:0])
2'b00: up_rdata <= { 2'b00: up_rdata <= {
/* 06-31 */ 28'h00, /* Reserved for future use */ /* 06-31 */ 26'h00, /* Reserved for future use */
/* 05 */ up_ilas_ready, /* 05 */ up_ilas_ready,
/* 04 */ up_status_ifs_ready, /* 04 */ up_status_ifs_ready,
/* 02-03 */ 2'b00, /* Reserved for future extensions of cgs_state */ /* 02-03 */ 2'b00, /* Reserved for future extensions of cgs_state */