ad9081_fmca_ebz: fix Xilinx PHY resets

Avoid clock domain crossing on resets.
main
Laszlo Nagy 2020-04-17 10:58:23 +01:00 committed by Laszlo Nagy
parent e112a03d85
commit cbb23c7b67
1 changed files with 4 additions and 4 deletions

View File

@ -321,11 +321,11 @@ ad_connect $sys_dma_resetn axi_mxfe_tx_dma/m_src_axi_aresetn
ad_connect $sys_dma_reset mxfe_dac_fifo/dma_rst
if {$ADI_PHY_SEL == 0} {
ad_connect $sys_cpu_reset jesd204_phy_121/tx_sys_reset
ad_connect $sys_cpu_reset jesd204_phy_126/tx_sys_reset
ad_connect tx_device_clk_rstgen/peripheral_reset jesd204_phy_121/tx_sys_reset
ad_connect tx_device_clk_rstgen/peripheral_reset jesd204_phy_126/tx_sys_reset
ad_connect $sys_cpu_reset jesd204_phy_121/rx_sys_reset
ad_connect $sys_cpu_reset jesd204_phy_126/rx_sys_reset
ad_connect rx_device_clk_rstgen/peripheral_reset jesd204_phy_121/rx_sys_reset
ad_connect rx_device_clk_rstgen/peripheral_reset jesd204_phy_126/rx_sys_reset
ad_connect axi_mxfe_tx_jesd/tx_axi/core_reset jesd204_phy_121/tx_reset_gt
ad_connect axi_mxfe_rx_jesd/rx_axi/core_reset jesd204_phy_121/rx_reset_gt