ad9081_fmca_ebz/common/versal_transceiver.tcl: Reset also PLL
parent
731ed0a7a5
commit
ca6248ba88
|
@ -235,9 +235,9 @@ for {set i 0} {$i < $num_quads} {incr i} {
|
|||
|
||||
# Clocks and resets
|
||||
ad_connect ${ip_name}/apb3clk ${ip_name}/gt_bridge_ip_0/apb3clk
|
||||
ad_connect ${ip_name}/gtreset_in ${ip_name}/gt_bridge_ip_0/gtreset_in
|
||||
ad_connect ${ip_name}/reset_rx_datapath_in ${ip_name}/gt_bridge_ip_0/reset_rx_datapath_in
|
||||
ad_connect ${ip_name}/reset_tx_datapath_in ${ip_name}/gt_bridge_ip_0/reset_tx_datapath_in
|
||||
ad_connect GND ${ip_name}/gt_bridge_ip_0/gtreset_in
|
||||
ad_connect ${ip_name}/reset_rx_datapath_in ${ip_name}/gt_bridge_ip_0/reset_rx_pll_and_datapath_in
|
||||
ad_connect ${ip_name}/reset_tx_datapath_in ${ip_name}/gt_bridge_ip_0/reset_tx_pll_and_datapath_in
|
||||
|
||||
ad_ip_instance xlconcat ${ip_name}/xlconcat_0 [list \
|
||||
NUM_PORTS $num_quads \
|
||||
|
|
Loading…
Reference in New Issue