zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

adrv9364z7020: Update README

main
Istvan Csomortani 2017-05-25 17:47:58 +03:00
parent 3af00dc520
commit c4fa41e4e5
1 changed files with 24 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
projects/adrv9364z7020/README.md
View File

@ -1,48 +1,48 @@
# PicoZed SDR SOM (PZSDR2)
# ADRV4CRR SDR SOM
This folder contains the PZSDR2 SOM projects for each of the carrier boards.
This folder contains the ADRV4CRR SOM projects for each of the carrier boards.
## Board Design Files
| Directory/File | Description |
|----------------------|----------------------------------------|
| common/pzsdr2_bd.tcl | pzsdr2 SOM module board design file. |
| common/ccbrk_bd.tcl | carrier, break out board design file. |
| common/ccfmc_bd.tcl | carrier, fmc board design file. |
| common/ccpci_bd.tcl | carrier, pci-e board design file. |
| common/ccusb_bd.tcl | carrier, usb board design file. |
| Directory/File | Description |
|-----------------------------|----------------------------------------|
| common/adrv9364z7020_bd.tcl | ADRV4CRR SOM module board design file. |
| common/ccbob_bd.tcl | carrier, break out board design file. |
| common/ccfmc_bd.tcl | carrier, fmc board design file. |
| common/ccpci_bd.tcl | carrier, pci-e board design file. |
| common/ccusb_bd.tcl | carrier, usb board design file. |
FMC & BRK carrier designs includes loopback daughtercards for connectivity testing.
FMC & BOB carrier designs includes loopback daughtercards for connectivity testing.
## Board Constraint Files
| Directory/File | Description |
|-------------------------------|-----------------------------------------------|
| common/pzsdr2_constr.xdc | pzsdr2 SOM base constraints file. |
| common/pzsdr2_constr_cmos.xdc | pzsdr2 SOM CMOS mode constraints file. |
| common/pzsdr2_constr_lvds.xdc | pzsdr2 SOM LVDS mode constraints file. |
| common/ccbrk_constr.xdc | carrier, break out board constraints file. |
| common/ccfmc_constr.xdc | carrier, fmc board constraints file. |
| common/ccpci_constr.xdc | carrier, pci-e board constraints file. |
| common/ccusb_constr.xdc | carrier, usb board constraints file. |
| Directory/File | Description |
|--------------------------------------|-----------------------------------------------|
| common/adrv9364z7020_constr.xdc | ADRV4CRR SOM base constraints file. |
| common/adrv9364z7020_constr_cmos.xdc | ADRV4CRR SOM CMOS mode constraints file. |
| common/adrv9364z7020_constr_lvds.xdc | ADRV4CRR SOM LVDS mode constraints file. |
| common/ccbob_constr.xdc | carrier, break out board constraints file. |
| common/ccfmc_constr.xdc | carrier, fmc board constraints file. |
| common/ccpci_constr.xdc | carrier, pci-e board constraints file. |
| common/ccusb_constr.xdc | carrier, usb board constraints file. |
FMC & BRK carrier designs includes loopback daughtercards for connectivity testing.
## Building, Generating Bit Files
[pzsdr2] cd ccbrk_cmos
[adrv9364z7020] cd ccbob_cmos
[pzsdr2/ccbrk_cmos] make
[adrv9364z7020/ccbob_cmos] make
The make in each carrier directory builds the corresponding project. The above example builds PZSDR2-CCBRK hardware bit files in CMOS mode.
The make in each carrier directory builds the corresponding project. The above example builds ADRV4CRR-BOB hardware bit files in CMOS mode.
## Documentation
* [HDL Design User Guide]
* [IP User Guide]
* [PZSDR2 Wiki page]
* [ADRV4CRR Wiki page]
[HDL Design User Guide]:http://wiki.analog.com/resources/fpga/docs/hdl
[IP User Guide]:http://wiki.analog.com/resources/fpga/docs/axi_ad9361
[PZSDR2 Wiki page]:https://wiki.analog.com/resources/eval/user-guides/picozed_sdr
[ADRV4CRR Wiki page]:https://wiki.analog.com/resources/eval/user-guides/picozed_sdr