zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

a10soc: Synchronize resets to the reset source 

Resets de-assertion should be synchronized to its associated clock.
main
Istvan Csomortani 2019-08-21 13:24:58 +03:00 committed by István Csomortáni
parent 9c9ce928d8
commit bc2f916dfc
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
projects/common/a10soc/a10soc_system_qsys.tcl
View File

@ -11,7 +11,7 @@ add_interface sys_rstn reset sink
set_interface_property sys_rstn EXPORT_OF sys_clk.clk_in_reset
set_instance_parameter_value sys_clk {clockFrequency} {100000000.0}
set_instance_parameter_value sys_clk {clockFrequencyKnown} {1}
set_instance_parameter_value sys_clk {resetSynchronousEdges} {NONE}
set_instance_parameter_value sys_clk {resetSynchronousEdges} {DEASSERT}
# hps
# round-about way - qsys-script doesn't support {*}?
@ -123,6 +123,7 @@ set_interface_property sys_hps_io EXPORT_OF sys_hps.hps_io
# common dma interfaces
add_instance sys_dma_clk clock_source
set_instance_parameter_value sys_dma_clk {resetSynchronousEdges} {DEASSERT}
add_connection sys_clk.clk_reset sys_dma_clk.clk_in_reset
add_connection sys_hps.h2f_user0_clock sys_dma_clk.clk_in
add_connection sys_dma_clk.clk sys_hps.f2sdram0_clock