axi_adrv9001/intel: Add dummy parameters to match Xilinx interface
Signed-off-by: Laszlo Nagy <laszlo.nagy@analog.com>main
parent
2386abb89c
commit
b25c37a8cc
|
@ -41,6 +41,7 @@ module adrv9001_rx #(
|
|||
parameter NUM_LANES = 3,
|
||||
parameter DRP_WIDTH = 5,
|
||||
parameter IODELAY_CTRL = 0,
|
||||
parameter USE_BUFG = 0,
|
||||
parameter IO_DELAY_GROUP = "dev_if_delay_group"
|
||||
) (
|
||||
// device interface
|
||||
|
|
|
@ -39,6 +39,7 @@ module adrv9001_tx #(
|
|||
parameter CMOS_LVDS_N = 0,
|
||||
parameter NUM_LANES = 4,
|
||||
parameter FPGA_TECHNOLOGY = 0,
|
||||
parameter USE_BUFG = 0,
|
||||
parameter USE_RX_CLK_FOR_TX = 0
|
||||
) (
|
||||
input ref_clk,
|
||||
|
|
Loading…
Reference in New Issue