version_upgrade: Update fmcomms1 common design to Vivado 2016.2

main
AndreiGrozav 2016-08-29 15:59:15 +03:00
parent 2e59f377e1
commit a6e6b3f96e
1 changed files with 1 additions and 1 deletions

View File

@ -68,7 +68,7 @@
# reference clock
set refclk_clkgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 refclk_clkgen]
set refclk_clkgen [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 refclk_clkgen]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {30} ] $refclk_clkgen
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {false} ] $refclk_clkgen
set_property -dict [list CONFIG.JITTER_SEL {Min_O_Jitter} ] $refclk_clkgen