library- remove c5 cores
Rejeesh Kutty
parent
6c986d9b6a
commit
a27b30d380
|
|
@ -1,67 +0,0 @@
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
||||||
//
|
|
||||||
// In this HDL repository, there are many different and unique modules, consisting
|
|
||||||
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
||||||
// developed independently, and may be accompanied by separate and unique license
|
|
||||||
// terms.
|
|
||||||
//
|
|
||||||
// The user should read each of these license terms, and understand the
|
|
||||||
// freedoms and responsabilities that he or she has by using this source/core.
|
|
||||||
//
|
|
||||||
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
||||||
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
||||||
// A PARTICULAR PURPOSE.
|
|
||||||
//
|
|
||||||
// Redistribution and use of source or resulting binaries, with or without modification
|
|
||||||
// of this file, are permitted under one of the following two license terms:
|
|
||||||
//
|
|
||||||
// 1. The GNU General Public License version 2 as published by the
|
|
||||||
// Free Software Foundation, which can be found in the top level directory
|
|
||||||
// of this repository (LICENSE_GPL2), and also online at:
|
|
||||||
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
||||||
//
|
|
||||||
// OR
|
|
||||||
//
|
|
||||||
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
||||||
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
||||||
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
||||||
// This will allow to generate bit files and not release the source code,
|
|
||||||
// as long as it attaches to an ADI device.
|
|
||||||
//
|
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
|
|
||||||
`timescale 1ns/1ps
|
|
||||||
|
|
||||||
module ad_cmos_out_core_c5 (
|
|
||||||
|
|
||||||
// data interface
|
|
||||||
|
|
||||||
input clk,
|
|
||||||
input [ 1:0] din,
|
|
||||||
output pad_out);
|
|
||||||
|
|
||||||
// instantiations
|
|
||||||
|
|
||||||
altddio_out #(
|
|
||||||
.width (1),
|
|
||||||
.lpm_hint ("UNUSED"))
|
|
||||||
i_altddio_out (
|
|
||||||
.outclock (clk),
|
|
||||||
.datain_h (din[1]),
|
|
||||||
.datain_l (din[0]),
|
|
||||||
.dataout (pad_out),
|
|
||||||
.outclocken (1'b1),
|
|
||||||
.oe_out (),
|
|
||||||
.oe (1'b1),
|
|
||||||
.aclr (1'b0),
|
|
||||||
.aset (1'b0),
|
|
||||||
.sclr (1'b0),
|
|
||||||
.sset (1'b0));
|
|
||||||
|
|
||||||
endmodule
|
|
||||||
|
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
|
|
@ -1,144 +0,0 @@
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
||||||
//
|
|
||||||
// In this HDL repository, there are many different and unique modules, consisting
|
|
||||||
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
||||||
// developed independently, and may be accompanied by separate and unique license
|
|
||||||
// terms.
|
|
||||||
//
|
|
||||||
// The user should read each of these license terms, and understand the
|
|
||||||
// freedoms and responsabilities that he or she has by using this source/core.
|
|
||||||
//
|
|
||||||
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
||||||
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
||||||
// A PARTICULAR PURPOSE.
|
|
||||||
//
|
|
||||||
// Redistribution and use of source or resulting binaries, with or without modification
|
|
||||||
// of this file, are permitted under one of the following two license terms:
|
|
||||||
//
|
|
||||||
// 1. The GNU General Public License version 2 as published by the
|
|
||||||
// Free Software Foundation, which can be found in the top level directory
|
|
||||||
// of this repository (LICENSE_GPL2), and also online at:
|
|
||||||
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
||||||
//
|
|
||||||
// OR
|
|
||||||
//
|
|
||||||
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
||||||
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
||||||
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
||||||
// This will allow to generate bit files and not release the source code,
|
|
||||||
// as long as it attaches to an ADI device.
|
|
||||||
//
|
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
|
|
||||||
`timescale 1ps/1ps
|
|
||||||
|
|
||||||
module ad_serdes_in_core_c5 #(
|
|
||||||
|
|
||||||
parameter SERDES_FACTOR = 8) (
|
|
||||||
|
|
||||||
input clk,
|
|
||||||
input div_clk,
|
|
||||||
input enable,
|
|
||||||
input data_in,
|
|
||||||
output [(SERDES_FACTOR-1):0] data);
|
|
||||||
|
|
||||||
reg [(SERDES_FACTOR-1):0] data_int = 'd0;
|
|
||||||
wire [(SERDES_FACTOR-1):0] data_s;
|
|
||||||
|
|
||||||
assign data = data_int;
|
|
||||||
|
|
||||||
always @(posedge div_clk) begin
|
|
||||||
data_int <= data_s;
|
|
||||||
end
|
|
||||||
|
|
||||||
altlvds_rx i_altlvds_rx (
|
|
||||||
.rx_enable (enable),
|
|
||||||
.rx_in (data_in),
|
|
||||||
.rx_inclock (clk),
|
|
||||||
.rx_out (data_s),
|
|
||||||
.dpa_pll_cal_busy (),
|
|
||||||
.dpa_pll_recal (1'b0),
|
|
||||||
.pll_areset (1'b0),
|
|
||||||
.pll_phasecounterselect (),
|
|
||||||
.pll_phasedone (1'b1),
|
|
||||||
.pll_phasestep (),
|
|
||||||
.pll_phaseupdown (),
|
|
||||||
.pll_scanclk (),
|
|
||||||
.rx_cda_max (),
|
|
||||||
.rx_cda_reset (1'b0),
|
|
||||||
.rx_channel_data_align (1'b0),
|
|
||||||
.rx_coreclk (1'b1),
|
|
||||||
.rx_data_align (1'b0),
|
|
||||||
.rx_data_align_reset (1'b0),
|
|
||||||
.rx_data_reset (1'b0),
|
|
||||||
.rx_deskew (1'b0),
|
|
||||||
.rx_divfwdclk (),
|
|
||||||
.rx_dpa_lock_reset (1'b0),
|
|
||||||
.rx_dpa_locked (),
|
|
||||||
.rx_dpaclock (1'b0),
|
|
||||||
.rx_dpll_enable (1'b1),
|
|
||||||
.rx_dpll_hold (1'b0),
|
|
||||||
.rx_dpll_reset (1'b0),
|
|
||||||
.rx_fifo_reset (1'b0),
|
|
||||||
.rx_locked (),
|
|
||||||
.rx_outclock (),
|
|
||||||
.rx_pll_enable (1'b1),
|
|
||||||
.rx_readclock (1'b0),
|
|
||||||
.rx_reset (1'b0),
|
|
||||||
.rx_syncclock (1'b0));
|
|
||||||
defparam
|
|
||||||
i_altlvds_rx.buffer_implementation = "RAM",
|
|
||||||
i_altlvds_rx.cds_mode = "UNUSED",
|
|
||||||
i_altlvds_rx.common_rx_tx_pll = "OFF",
|
|
||||||
i_altlvds_rx.data_align_rollover = 4,
|
|
||||||
i_altlvds_rx.data_rate = "800.0 Mbps",
|
|
||||||
i_altlvds_rx.deserialization_factor = SERDES_FACTOR,
|
|
||||||
i_altlvds_rx.dpa_initial_phase_value = 0,
|
|
||||||
i_altlvds_rx.dpll_lock_count = 0,
|
|
||||||
i_altlvds_rx.dpll_lock_window = 0,
|
|
||||||
i_altlvds_rx.enable_clock_pin_mode = "UNUSED",
|
|
||||||
i_altlvds_rx.enable_dpa_align_to_rising_edge_only = "OFF",
|
|
||||||
i_altlvds_rx.enable_dpa_calibration = "ON",
|
|
||||||
i_altlvds_rx.enable_dpa_fifo = "UNUSED",
|
|
||||||
i_altlvds_rx.enable_dpa_initial_phase_selection = "OFF",
|
|
||||||
i_altlvds_rx.enable_dpa_mode = "OFF",
|
|
||||||
i_altlvds_rx.enable_dpa_pll_calibration = "OFF",
|
|
||||||
i_altlvds_rx.enable_soft_cdr_mode = "OFF",
|
|
||||||
i_altlvds_rx.implement_in_les = "OFF",
|
|
||||||
i_altlvds_rx.inclock_boost = 0,
|
|
||||||
i_altlvds_rx.inclock_data_alignment = "EDGE_ALIGNED",
|
|
||||||
i_altlvds_rx.inclock_period = 50000,
|
|
||||||
i_altlvds_rx.inclock_phase_shift = 0,
|
|
||||||
i_altlvds_rx.input_data_rate = 800,
|
|
||||||
i_altlvds_rx.intended_device_family = "Cyclone V",
|
|
||||||
i_altlvds_rx.lose_lock_on_one_change = "UNUSED",
|
|
||||||
i_altlvds_rx.lpm_hint = "CBX_MODULE_PREFIX=ad_serdes_in_core_c5",
|
|
||||||
i_altlvds_rx.lpm_type = "altlvds_rx",
|
|
||||||
i_altlvds_rx.number_of_channels = 1,
|
|
||||||
i_altlvds_rx.outclock_resource = "Dual-Regional clock",
|
|
||||||
i_altlvds_rx.pll_operation_mode = "NORMAL",
|
|
||||||
i_altlvds_rx.pll_self_reset_on_loss_lock = "UNUSED",
|
|
||||||
i_altlvds_rx.port_rx_channel_data_align = "PORT_UNUSED",
|
|
||||||
i_altlvds_rx.port_rx_data_align = "PORT_UNUSED",
|
|
||||||
i_altlvds_rx.refclk_frequency = "20.000000 MHz",
|
|
||||||
i_altlvds_rx.registered_data_align_input = "UNUSED",
|
|
||||||
i_altlvds_rx.registered_output = "OFF",
|
|
||||||
i_altlvds_rx.reset_fifo_at_first_lock = "UNUSED",
|
|
||||||
i_altlvds_rx.rx_align_data_reg = "RISING_EDGE",
|
|
||||||
i_altlvds_rx.sim_dpa_is_negative_ppm_drift = "OFF",
|
|
||||||
i_altlvds_rx.sim_dpa_net_ppm_variation = 0,
|
|
||||||
i_altlvds_rx.sim_dpa_output_clock_phase_shift = 0,
|
|
||||||
i_altlvds_rx.use_coreclock_input = "OFF",
|
|
||||||
i_altlvds_rx.use_dpll_rawperror = "OFF",
|
|
||||||
i_altlvds_rx.use_external_pll = "ON",
|
|
||||||
i_altlvds_rx.use_no_phase_shift = "ON",
|
|
||||||
i_altlvds_rx.x_on_bitslip = "ON",
|
|
||||||
i_altlvds_rx.clk_src_is_pll = "off";
|
|
||||||
|
|
||||||
endmodule
|
|
||||||
|
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
|
|
@ -1,105 +0,0 @@
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
||||||
//
|
|
||||||
// In this HDL repository, there are many different and unique modules, consisting
|
|
||||||
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
||||||
// developed independently, and may be accompanied by separate and unique license
|
|
||||||
// terms.
|
|
||||||
//
|
|
||||||
// The user should read each of these license terms, and understand the
|
|
||||||
// freedoms and responsabilities that he or she has by using this source/core.
|
|
||||||
//
|
|
||||||
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
||||||
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
||||||
// A PARTICULAR PURPOSE.
|
|
||||||
//
|
|
||||||
// Redistribution and use of source or resulting binaries, with or without modification
|
|
||||||
// of this file, are permitted under one of the following two license terms:
|
|
||||||
//
|
|
||||||
// 1. The GNU General Public License version 2 as published by the
|
|
||||||
// Free Software Foundation, which can be found in the top level directory
|
|
||||||
// of this repository (LICENSE_GPL2), and also online at:
|
|
||||||
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
||||||
//
|
|
||||||
// OR
|
|
||||||
//
|
|
||||||
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
||||||
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
||||||
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
||||||
// This will allow to generate bit files and not release the source code,
|
|
||||||
// as long as it attaches to an ADI device.
|
|
||||||
//
|
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
|
|
||||||
`timescale 1ps/1ps
|
|
||||||
|
|
||||||
module ad_serdes_out_core_c5 #(
|
|
||||||
|
|
||||||
parameter SERDES_FACTOR = 8) (
|
|
||||||
|
|
||||||
input clk,
|
|
||||||
input div_clk,
|
|
||||||
input enable,
|
|
||||||
output data_out,
|
|
||||||
input [(SERDES_FACTOR-1):0] data);
|
|
||||||
|
|
||||||
reg [(SERDES_FACTOR-1):0] data_int = 'd0;
|
|
||||||
|
|
||||||
always @(posedge div_clk) begin
|
|
||||||
data_int <= data;
|
|
||||||
end
|
|
||||||
|
|
||||||
altlvds_tx i_altlvds_tx (
|
|
||||||
.tx_enable (enable),
|
|
||||||
.tx_in (data),
|
|
||||||
.tx_inclock (clk),
|
|
||||||
.tx_out (data_out),
|
|
||||||
.pll_areset (1'b0),
|
|
||||||
.sync_inclock (1'b0),
|
|
||||||
.tx_coreclock (),
|
|
||||||
.tx_data_reset (1'b0),
|
|
||||||
.tx_locked (),
|
|
||||||
.tx_outclock (),
|
|
||||||
.tx_pll_enable (1'b1),
|
|
||||||
.tx_syncclock (1'b0));
|
|
||||||
defparam
|
|
||||||
i_altlvds_tx.center_align_msb = "UNUSED",
|
|
||||||
i_altlvds_tx.common_rx_tx_pll = "OFF",
|
|
||||||
i_altlvds_tx.coreclock_divide_by = 1,
|
|
||||||
i_altlvds_tx.data_rate = "800.0 Mbps",
|
|
||||||
i_altlvds_tx.deserialization_factor = SERDES_FACTOR,
|
|
||||||
i_altlvds_tx.differential_drive = 0,
|
|
||||||
i_altlvds_tx.enable_clock_pin_mode = "UNUSED",
|
|
||||||
i_altlvds_tx.implement_in_les = "OFF",
|
|
||||||
i_altlvds_tx.inclock_boost = 0,
|
|
||||||
i_altlvds_tx.inclock_data_alignment = "EDGE_ALIGNED",
|
|
||||||
i_altlvds_tx.inclock_period = 50000,
|
|
||||||
i_altlvds_tx.inclock_phase_shift = 0,
|
|
||||||
i_altlvds_tx.intended_device_family = "Cyclone V",
|
|
||||||
i_altlvds_tx.lpm_hint = "CBX_MODULE_PREFIX=ad_serdes_out_core_c5",
|
|
||||||
i_altlvds_tx.lpm_type = "altlvds_tx",
|
|
||||||
i_altlvds_tx.multi_clock = "OFF",
|
|
||||||
i_altlvds_tx.number_of_channels = 1,
|
|
||||||
i_altlvds_tx.outclock_alignment = "EDGE_ALIGNED",
|
|
||||||
i_altlvds_tx.outclock_divide_by = 1,
|
|
||||||
i_altlvds_tx.outclock_duty_cycle = 50,
|
|
||||||
i_altlvds_tx.outclock_multiply_by = 1,
|
|
||||||
i_altlvds_tx.outclock_phase_shift = 0,
|
|
||||||
i_altlvds_tx.outclock_resource = "Dual-Regional clock",
|
|
||||||
i_altlvds_tx.output_data_rate = 800,
|
|
||||||
i_altlvds_tx.pll_compensation_mode = "AUTO",
|
|
||||||
i_altlvds_tx.pll_self_reset_on_loss_lock = "OFF",
|
|
||||||
i_altlvds_tx.preemphasis_setting = 0,
|
|
||||||
i_altlvds_tx.refclk_frequency = "20.000000 MHz",
|
|
||||||
i_altlvds_tx.registered_input = "OFF",
|
|
||||||
i_altlvds_tx.use_external_pll = "ON",
|
|
||||||
i_altlvds_tx.use_no_phase_shift = "ON",
|
|
||||||
i_altlvds_tx.vod_setting = 0,
|
|
||||||
i_altlvds_tx.clk_src_is_pll = "off";
|
|
||||||
|
|
||||||
endmodule
|
|
||||||
|
|
||||||
// ***************************************************************************
|
|
||||||
// ***************************************************************************
|
|
||||||
Loading…
Reference in New Issue