zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_ad9361: Add parameter R1_MODE_EN 

R1_MODE_EN can disable the second I/Q channel of the core. This way
the user can save resources by cutting down the size of the core.
main
Istvan Csomortani 2016-09-09 16:34:11 +03:00
parent e42206e510
commit a183e51a12
3 changed files with 31 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
library/axi_ad9361/axi_ad9361.v
View File

@ -171,6 +171,7 @@ module axi_ad9361 (
parameter DAC_DATAPATH_DISABLE = 0;
parameter ADC_DATAPATH_DISABLE = 0;
parameter TDD_CONTROL_EN = 0;
parameter R1_MODE_EN = 0;
// physical interface (receive-lvds)
@ -602,7 +603,8 @@ module axi_ad9361 (
axi_ad9361_rx #(
.ID (ID),
.DATAPATH_DISABLE (ADC_DATAPATH_DISABLE))
.DATAPATH_DISABLE (ADC_DATAPATH_DISABLE),
.R1_MODE_EN (R1_MODE_EN))
i_rx (
.mmcm_rst (mmcm_rst),
.adc_rst (rst),
@ -650,7 +652,8 @@ module axi_ad9361 (
axi_ad9361_tx #(
.ID (ID),
.DATAPATH_DISABLE (DAC_DATAPATH_DISABLE))
.DATAPATH_DISABLE (DAC_DATAPATH_DISABLE),
.R1_MODE_EN (R1_MODE_EN))
i_tx (
.dac_clk (clk),
.dac_valid (dac_valid_s),

7
library/axi_ad9361/axi_ad9361_rx.v
View File

@ -103,6 +103,7 @@ module axi_ad9361_rx (
parameter DATAPATH_DISABLE = 0;
parameter ID = 0;
parameter R1_MODE_EN = 0;
// common
@ -274,6 +275,9 @@ module axi_ad9361_rx (
.up_rdata (up_rdata_s[1]),
.up_rack (up_rack_s[1]));
generate
if (R1_MODE_EN == 0) begin
// channel 2 (i)
axi_ad9361_rx_channel #(
@ -340,6 +344,9 @@ module axi_ad9361_rx (
.up_rdata (up_rdata_s[3]),
.up_rack (up_rack_s[3]));
end
endgenerate
// common processor control
up_adc_common #(.ID (ID)) i_up_adc_common (

7
library/axi_ad9361/axi_ad9361_tx.v
View File

@ -101,6 +101,7 @@ module axi_ad9361_tx (
parameter DATAPATH_DISABLE = 0;
parameter ID = 0;
parameter R1_MODE_EN = 0;
// dac interface
@ -290,6 +291,9 @@ module axi_ad9361_tx (
.up_rdata (up_rdata_s[1]),
.up_rack (up_rack_s[1]));
generate
if (R1_MODE_EN == 0) begin
// dac channel
axi_ad9361_tx_channel #(
@ -348,6 +352,9 @@ module axi_ad9361_tx (
.up_rdata (up_rdata_s[3]),
.up_rack (up_rack_s[3]));
end
endgenerate
// dac common processor interface
up_dac_common #(.ID (ID)) i_up_dac_common (