imageon_ZC706: Add axi_spdif_rx core to the design
parent
7376218e01
commit
8c98399c37
|
@ -1,4 +1,8 @@
|
|||
|
||||
# define additional ports
|
||||
|
||||
create_bd_port -dir I spdif_rx
|
||||
|
||||
# adv7511 (reconfigure base design)
|
||||
|
||||
set_property CONFIG.PCORE_EMBEDDED_SYNC {1} [get_bd_cells axi_hdmi_core]
|
||||
|
@ -50,8 +54,22 @@ ad_connect axi_hdmi_rx_core/hdmi_dma_de axi_hdmi_rx_dma/fifo_wr_en
|
|||
ad_connect axi_hdmi_rx_core/hdmi_dma_data axi_hdmi_rx_dma/fifo_wr_din
|
||||
ad_connect axi_hdmi_rx_core/hdmi_dma_ovf axi_hdmi_rx_dma/fifo_wr_overflow
|
||||
|
||||
set axi_spdif_rx_core [create_bd_cell -type ip -vlnv analog.com:user:axi_spdif_rx:1.0 axi_spdif_rx_core]
|
||||
set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {16}] $axi_spdif_rx_core
|
||||
|
||||
set_property -dict [list CONFIG.PCW_USE_DMA1 {1}] $sys_ps7
|
||||
set_property -dict [list CONFIG.C_DMA_TYPE {1}] $axi_spdif_rx_core
|
||||
|
||||
ad_connect sys_cpu_clk axi_spdif_rx_core/DMA_REQ_ACLK
|
||||
ad_connect sys_cpu_clk sys_ps7/DMA1_ACLK
|
||||
ad_connect sys_cpu_resetn axi_spdif_rx_core/DMA_REQ_RSTN
|
||||
ad_connect sys_ps7/DMA1_REQ axi_spdif_rx_core/DMA_REQ
|
||||
ad_connect sys_ps7/DMA1_ACK axi_spdif_rx_core/DMA_ACK
|
||||
ad_connect spdif_rx axi_spdif_rx_core/spdif_rx_i
|
||||
|
||||
ad_cpu_interconnect 0x43100000 axi_hdmi_rx_core
|
||||
ad_cpu_interconnect 0x43C20000 axi_hdmi_rx_dma
|
||||
ad_cpu_interconnect 0x75C20000 axi_spdif_rx_core
|
||||
|
||||
ad_mem_hp2_interconnect sys_cpu_clk sys_ps7/S_AXI_HP2
|
||||
ad_mem_hp2_interconnect sys_cpu_clk axi_hdmi_rx_dma/m_dest_axi
|
||||
|
@ -77,4 +95,3 @@ ad_connect ila_fifo_dma_rx/probe1 axi_hdmi_rx_dma/fifo_wr_en
|
|||
ad_connect ila_fifo_dma_rx/probe2 axi_hdmi_rx_dma/fifo_wr_din
|
||||
ad_connect ila_fifo_dma_rx/probe3 axi_hdmi_rx_dma/fifo_wr_overflow
|
||||
|
||||
|
||||
|
|
|
@ -16,6 +16,7 @@ M_DEPS += ../../../library/axi_clkgen/axi_clkgen.xpr
|
|||
M_DEPS += ../../../library/axi_dmac/axi_dmac.xpr
|
||||
M_DEPS += ../../../library/axi_hdmi_rx/axi_hdmi_rx.xpr
|
||||
M_DEPS += ../../../library/axi_hdmi_tx/axi_hdmi_tx.xpr
|
||||
M_DEPS += ../../../library/axi_spdif_rx/axi_spdif_rx.xpr
|
||||
M_DEPS += ../../../library/axi_spdif_tx/axi_spdif_tx.xpr
|
||||
|
||||
M_VIVADO := vivado -mode batch -source
|
||||
|
@ -46,6 +47,7 @@ clean-all:clean
|
|||
make -C ../../../library/axi_dmac clean
|
||||
make -C ../../../library/axi_hdmi_rx clean
|
||||
make -C ../../../library/axi_hdmi_tx clean
|
||||
make -C ../../../library/axi_spdif_rx clean
|
||||
make -C ../../../library/axi_spdif_tx clean
|
||||
|
||||
|
||||
|
@ -59,6 +61,7 @@ lib:
|
|||
make -C ../../../library/axi_dmac
|
||||
make -C ../../../library/axi_hdmi_rx
|
||||
make -C ../../../library/axi_hdmi_tx
|
||||
make -C ../../../library/axi_spdif_rx
|
||||
make -C ../../../library/axi_spdif_tx
|
||||
|
||||
####################################################################################
|
||||
|
|
|
@ -2,6 +2,7 @@
|
|||
# fmc hdmi rx (adv7611)
|
||||
|
||||
set_property -dict {PACKAGE_PIN AC28 IOSTANDARD LVCMOS25} [get_ports hdmi_rx_clk] ; ## G2 FMC_LPC_CLK1_M2C_P
|
||||
set_property -dict {PACKAGE_PIN AG30 IOSTANDARD LVCMOS25} [get_ports hdmi_rx_spdif] ; ## H29 FMC_LPC_LA24_N
|
||||
set_property -dict {PACKAGE_PIN AE26 IOSTANDARD LVCMOS25 IOB TRUE} [get_ports hdmi_rx_data[0]] ; ## H32 FMC_LPC_LA28_N
|
||||
set_property -dict {PACKAGE_PIN AD25 IOSTANDARD LVCMOS25 IOB TRUE} [get_ports hdmi_rx_data[1]] ; ## H31 FMC_LPC_LA28_P
|
||||
set_property -dict {PACKAGE_PIN AF25 IOSTANDARD LVCMOS25 IOB TRUE} [get_ports hdmi_rx_data[2]] ; ## G31 FMC_LPC_LA29_N
|
||||
|
|
|
@ -80,6 +80,7 @@ module system_top (
|
|||
hdmi_rx_clk,
|
||||
hdmi_rx_data,
|
||||
hdmi_rx_int,
|
||||
hdmi_rx_spdif,
|
||||
|
||||
hdmi_tx_clk,
|
||||
hdmi_tx_data,
|
||||
|
@ -128,6 +129,7 @@ module system_top (
|
|||
input hdmi_rx_clk;
|
||||
input [15:0] hdmi_rx_data;
|
||||
inout hdmi_rx_int;
|
||||
input hdmi_rx_spdif;
|
||||
|
||||
output hdmi_tx_clk;
|
||||
output [15:0] hdmi_tx_data;
|
||||
|
@ -222,6 +224,7 @@ module system_top (
|
|||
.ps_intr_10 (1'b0),
|
||||
.ps_intr_13 (1'b0),
|
||||
.spdif (hdmi_tx_spdif),
|
||||
.spdif_rx (hdmi_rx_spdif),
|
||||
.spi0_clk_i (1'b0),
|
||||
.spi0_clk_o (),
|
||||
.spi0_csn_0_o (),
|
||||
|
|
Loading…
Reference in New Issue