daq2/fmcadc4/daq3: Disable the transfer start sync on the ADC DMA
Explicitly disable the "Transfer Start Synchronisation Support" since the sync lines are not connected in this project. If the sync input line (s_axi_user[0] or fifo_wr_sync) are not connected, Vivado 2017.4.1 no longer connects them to the defaultValue defined in the axi_dmac ip (1). Instead he uses the defaulValue field defined in the interface definition which in case of both interfaces is 0;main
parent
d13ff8df1e
commit
7f377454a8
|
@ -50,7 +50,7 @@ ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_DEST 0
|
|||
ad_ip_parameter axi_ad9680_dma CONFIG.ID 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_SRC 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_DEST 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 1
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.DMA_LENGTH_WIDTH 24
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.DMA_2D_TRANSFER 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.CYCLIC 0
|
||||
|
|
|
@ -49,7 +49,7 @@ ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_DEST 0
|
|||
ad_ip_parameter axi_ad9680_dma CONFIG.ID 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_SRC 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_DEST 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 1
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.DMA_LENGTH_WIDTH 24
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.DMA_2D_TRANSFER 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.CYCLIC 0
|
||||
|
|
|
@ -23,7 +23,7 @@ ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_DEST 0
|
|||
ad_ip_parameter axi_ad9680_dma CONFIG.ID 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_SRC 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_DEST 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 1
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.DMA_LENGTH_WIDTH 24
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.DMA_2D_TRANSFER 0
|
||||
ad_ip_parameter axi_ad9680_dma CONFIG.CYCLIC 0
|
||||
|
|
Loading…
Reference in New Issue