axi_ad9250: Infer clock signals
parent
2b914d33c1
commit
7ae0167a4d
|
@ -31,5 +31,8 @@ set_property driver_value 0 [ipx::get_ports *rx_valid* -of_objects [ipx::current
|
|||
set_property driver_value 0 [ipx::get_ports *dovf* -of_objects [ipx::current_core]]
|
||||
set_property driver_value 0 [ipx::get_ports *dunf* -of_objects [ipx::current_core]]
|
||||
|
||||
ipx::infer_bus_interface rx_clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
|
||||
ipx::infer_bus_interface adc_clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
|
||||
|
||||
ipx::save_core [ipx::current_core]
|
||||
|
||||
|
|
Loading…
Reference in New Issue