zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sdrstk: Maximum clock frequency is 61.44 in CMOS mode

main
Adrian Costina 2016-11-10 17:45:35 +02:00
parent 64d1d54ec0
commit 7a606cbae1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
projects/sdrstk/system_constr.xdc
View File

@ -62,7 +62,7 @@ set_property -dict {PACKAGE_PIN F12 IOSTANDARD LVCMOS18} [get_ports spi_miso]
set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS18} [get_ports gpio_bd] set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS18} [get_ports gpio_bd]
set_property -dict {PACKAGE_PIN P8 IOSTANDARD LVCMOS18} [get_ports clk_out] set_property -dict {PACKAGE_PIN P8 IOSTANDARD LVCMOS18} [get_ports clk_out]
create_clock -name rx_clk -period 7.77 [get_ports rx_clk_in] create_clock -name rx_clk -period 16.27 [get_ports rx_clk_in]
# probably gone in 2016.4 # probably gone in 2016.4