axi_logic_analyzer: Add missing reset wire declaration
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>main
parent
b05505a1c3
commit
77399ec7aa
|
@ -109,6 +109,8 @@ module axi_logic_analyzer (
|
|||
wire up_rreq;
|
||||
wire [13:0] up_raddr;
|
||||
|
||||
wire reset;
|
||||
|
||||
wire [31:0] divider_counter_la;
|
||||
wire [31:0] divider_counter_pg;
|
||||
|
||||
|
|
Loading…
Reference in New Issue