common: Allow for the memory to be also symetrical
parent
ad1cef1441
commit
6cfc13a9dd
|
@ -81,6 +81,14 @@ module ad_mem_asym (
|
||||||
// write interface
|
// write interface
|
||||||
|
|
||||||
generate
|
generate
|
||||||
|
if (MEM_RATIO == 1) begin
|
||||||
|
always @(posedge clka) begin
|
||||||
|
if (wea == 1'b1) begin
|
||||||
|
m_ram[addra] <= dina;
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
|
||||||
if (MEM_RATIO == 2) begin
|
if (MEM_RATIO == 2) begin
|
||||||
always @(posedge clka) begin
|
always @(posedge clka) begin
|
||||||
if (wea == 1'b1) begin
|
if (wea == 1'b1) begin
|
||||||
|
|
Loading…
Reference in New Issue