zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_hdmi_tx: Updated constraints as in fmcomms2/zc702 project they were not correctly applied

main
Adrian Costina 2015-05-06 18:53:19 +03:00
parent a7c96fdac8
commit 670850183b
1 changed files with 32 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

64
library/axi_hdmi_tx/axi_hdmi_tx_constr.xdc
View File

@ -9,67 +9,67 @@ set_property ASYNC_REG TRUE \
[get_cells -hier *state_m2_reg*]
set_false_path \
-from [get_cells -hier up_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier d_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *up_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *d_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_false_path \
-from [get_cells -hier d_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier up_xfer_state_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *d_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *up_xfer_state_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_max_delay -datapath_only \
-from [get_cells -hier up_xfer_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier d_data_cntrl_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *up_xfer_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *d_data_cntrl_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $hdmi_clk]
set_false_path \
-from [get_cells -hier d_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier up_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *d_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *up_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_false_path \
-from [get_cells -hier up_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier d_xfer_state_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *up_xfer_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *d_xfer_state_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_max_delay -datapath_only \
-from [get_cells -hier d_xfer_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier up_data_status_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *d_xfer_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *up_data_status_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $up_clk]
set_false_path \
-from [get_cells -hier hdmi_fs_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier vdma_fs_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *hdmi_fs_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *vdma_fs_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_false_path \
-from [get_cells -hier vdma_fs_ret_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier hdmi_fs_ret_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *vdma_fs_ret_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *hdmi_fs_ret_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_max_delay -datapath_only \
-from [get_cells -hier vdma_fs_waddr* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier hdmi_fs_waddr* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *vdma_fs_waddr* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *hdmi_fs_waddr* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $hdmi_clk]
set_false_path \
-from [get_cells -hier up_count_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier d_count_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *up_count_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *d_count_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_false_path \
-from [get_cells -hier d_count_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier up_count_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
-from [get_cells -hier *d_count_toggle_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *up_count_toggle_m1_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}]
set_max_delay -datapath_only \
-from [get_cells -hier d_count_hold_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier up_d_count_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *d_count_hold_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *up_d_count_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $up_clk]
set_max_delay -datapath_only \
-from [get_cells -hier hdmi_raddr_g* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier vdma_raddr_g_m1* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *hdmi_raddr_g* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *vdma_raddr_g_m1* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $vdma_clk]
set_max_delay -datapath_only \
-from [get_cells -hier vdma_tpm_oos_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier d_acc_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *vdma_tpm_oos_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *d_acc_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $up_clk]
set_max_delay -datapath_only \
-from [get_cells -hier vdma_ovf_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier d_acc_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *vdma_ovf_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *d_acc_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $up_clk]
set_max_delay -datapath_only \
-from [get_cells -hier vdma_unf_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier d_acc_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-from [get_cells -hier *vdma_unf_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
-to [get_cells -hier *d_acc_data_reg* -filter {primitive_subgroup == flop || primitive_subgroup == SDR}] \
[get_property PERIOD $up_clk]
set_false_path \