axi_gpreg: Use the common ad_rst constraints

main
Istvan Csomortani 2018-07-20 10:10:41 +01:00 committed by István Csomortáni
parent 11071516d1
commit 66bf92ec9f
7 changed files with 6 additions and 14 deletions

View File

@ -12,7 +12,7 @@ GENERIC_DEPS += axi_gpreg.v
GENERIC_DEPS += axi_gpreg_clock_mon.v
GENERIC_DEPS += axi_gpreg_io.v
XILINX_DEPS += axi_gpreg_constr.xdc
XILINX_DEPS += ../xilinx/common/ad_rst_constr.xdc
XILINX_DEPS += axi_gpreg_ip.tcl
include ../scripts/library.mk

View File

@ -1,5 +0,0 @@
set_property ASYNC_REG TRUE [get_cells -hier -filter {name =~ *ad_rst_sync*}]
set_false_path -from [get_cells -hier -filter {name =~ *up_d_preset_reg && IS_SEQUENTIAL}] -to [get_cells -hier -filter {name =~ *ad_rst_sync_m1_reg && IS_SEQUENTIAL}]

View File

@ -8,7 +8,7 @@ adi_ip_files axi_gpreg [list \
"$ad_hdl_dir/library/common/ad_rst.v" \
"$ad_hdl_dir/library/common/up_clock_mon.v" \
"$ad_hdl_dir/library/common/up_axi.v" \
"axi_gpreg_constr.xdc" \
"$ad_hdl_dir/library/xilinx/common/ad_rst_constr.xdc" \
"axi_gpreg_io.v" \
"axi_gpreg_clock_mon.v" \
"axi_gpreg.v" ]

View File

@ -12,7 +12,7 @@ adi_project_files adrv9361z7035_ccbob_cmos [list \
"../common/ccbob_constr.xdc" \
"system_top.v" ]
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
set_property is_enabled false [get_files *ad_rst_constr.xdc]
adi_project_run adrv9361z7035_ccbob_cmos
source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl

View File

@ -12,7 +12,6 @@ adi_project_files adrv9361z7035_ccbob_lvds [list \
"../common/ccbob_constr.xdc" \
"system_top.v" ]
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
adi_project_run adrv9361z7035_ccbob_lvds
source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl

View File

@ -1,7 +1,7 @@
source ../../scripts/adi_env.tcl
source $ad_hdl_dir/projects/scripts/adi_project.tcl
source $ad_hdl_dir/projects/scripts/adi_board.tcl
source ../../scripts/adi_env.tcl
source $ad_hdl_dir/projects/scripts/adi_project.tcl
source $ad_hdl_dir/projects/scripts/adi_board.tcl
set p_device "xc7z020clg400-1"
adi_project_xilinx adrv9364z7020_ccbob_cmos
@ -12,7 +12,6 @@ adi_project_files adrv9364z7020_ccbob_cmos [list \
"../common/ccbob_constr.xdc" \
"system_top.v" ]
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
adi_project_run adrv9364z7020_ccbob_cmos
source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl

View File

@ -12,7 +12,6 @@ adi_project_files adrv9364z7020_ccbob_lvds [list \
"../common/ccbob_constr.xdc" \
"system_top.v" ]
set_property is_enabled false [get_files *axi_gpreg_constr.xdc]
adi_project_run adrv9364z7020_ccbob_lvds
source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl