quartus_pro: Parameter property TYPE is not supported
parent
8d6b8fc631
commit
53e07c5d29
|
@ -39,7 +39,6 @@ ad_ip_files axi_ad9122 [list \
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -53,14 +53,12 @@ ad_ip_files axi_ad9144 [list \
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter QUAD_OR_DUAL_N INTEGER 0
|
add_parameter QUAD_OR_DUAL_N INTEGER 0
|
||||||
set_parameter_property QUAD_OR_DUAL_N DEFAULT_VALUE 0
|
set_parameter_property QUAD_OR_DUAL_N DEFAULT_VALUE 0
|
||||||
set_parameter_property QUAD_OR_DUAL_N DISPLAY_NAME QUAD_OR_DUAL_N
|
set_parameter_property QUAD_OR_DUAL_N DISPLAY_NAME QUAD_OR_DUAL_N
|
||||||
set_parameter_property QUAD_OR_DUAL_N TYPE INTEGER
|
|
||||||
set_parameter_property QUAD_OR_DUAL_N UNITS None
|
set_parameter_property QUAD_OR_DUAL_N UNITS None
|
||||||
set_parameter_property QUAD_OR_DUAL_N HDL_PARAMETER true
|
set_parameter_property QUAD_OR_DUAL_N HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -53,7 +53,6 @@ ad_ip_files axi_ad9152 [list \
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -47,7 +47,6 @@ add_fileset_file up_rst_constr.sdc SDC PATH $ad_hdl_dir/library/intel/
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -54,21 +54,18 @@ add_fileset_file up_rst_constr.sdc SDC PATH $ad_hdl_dir/library/intel/
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter DAC_DATAPATH_DISABLE INTEGER 0
|
add_parameter DAC_DATAPATH_DISABLE INTEGER 0
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
set_parameter_property DAC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE DISPLAY_NAME DAC_DATAPATH_DISABLE
|
set_parameter_property DAC_DATAPATH_DISABLE DISPLAY_NAME DAC_DATAPATH_DISABLE
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE UNITS None
|
set_parameter_property DAC_DATAPATH_DISABLE UNITS None
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE HDL_PARAMETER true
|
set_parameter_property DAC_DATAPATH_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter ADC_DATAPATH_DISABLE INTEGER 0
|
add_parameter ADC_DATAPATH_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE DISPLAY_NAME ADC_DATAPATH_DISABLE
|
set_parameter_property ADC_DATAPATH_DISABLE DISPLAY_NAME ADC_DATAPATH_DISABLE
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE UNITS None
|
set_parameter_property ADC_DATAPATH_DISABLE UNITS None
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_DATAPATH_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -42,14 +42,12 @@ add_fileset_file up_rst_constr.sdc SDC PATH $ad_hdl_dir/library/intel/
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter QUAD_OR_DUAL_N INTEGER 0
|
add_parameter QUAD_OR_DUAL_N INTEGER 0
|
||||||
set_parameter_property QUAD_OR_DUAL_N DEFAULT_VALUE 1
|
set_parameter_property QUAD_OR_DUAL_N DEFAULT_VALUE 1
|
||||||
set_parameter_property QUAD_OR_DUAL_N DISPLAY_NAME QUAD_OR_DUAL_N
|
set_parameter_property QUAD_OR_DUAL_N DISPLAY_NAME QUAD_OR_DUAL_N
|
||||||
set_parameter_property QUAD_OR_DUAL_N TYPE INTEGER
|
|
||||||
set_parameter_property QUAD_OR_DUAL_N UNITS None
|
set_parameter_property QUAD_OR_DUAL_N UNITS None
|
||||||
set_parameter_property QUAD_OR_DUAL_N HDL_PARAMETER true
|
set_parameter_property QUAD_OR_DUAL_N HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -47,7 +47,6 @@ add_fileset_file up_rst_constr.sdc SDC PATH $ad_hdl_dir/library/intel/
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -35,7 +35,6 @@ ad_ip_files axi_ad9684 [list \
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID DESCRIPTION "Instance ID"
|
set_parameter_property ID DESCRIPTION "Instance ID"
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
@ -51,7 +50,6 @@ set_parameter_property FPGA_TECHNOLOGY HDL_PARAMETER true
|
||||||
add_parameter OR_STATUS INTEGER 1
|
add_parameter OR_STATUS INTEGER 1
|
||||||
set_parameter_property OR_STATUS DEFAULT_VALUE 1
|
set_parameter_property OR_STATUS DEFAULT_VALUE 1
|
||||||
set_parameter_property OR_STATUS DISPLAY_NAME OR_STATUS
|
set_parameter_property OR_STATUS DISPLAY_NAME OR_STATUS
|
||||||
set_parameter_property OR_STATUS TYPE INTEGER
|
|
||||||
set_parameter_property OR_STATUS DESCRIPTION "This parameter enables the OVER RANGE line at the physical interface"
|
set_parameter_property OR_STATUS DESCRIPTION "This parameter enables the OVER RANGE line at the physical interface"
|
||||||
set_parameter_property OR_STATUS UNITS None
|
set_parameter_property OR_STATUS UNITS None
|
||||||
set_parameter_property OR_STATUS HDL_PARAMETER true
|
set_parameter_property OR_STATUS HDL_PARAMETER true
|
||||||
|
|
|
@ -54,84 +54,72 @@ add_fileset_file up_rst_constr.sdc SDC PATH $ad_hdl_dir/library/intel/
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter ADC_DATAPATH_DISABLE INTEGER 0
|
add_parameter ADC_DATAPATH_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE DISPLAY_NAME ADC_DATAPATH_DISABLE
|
set_parameter_property ADC_DATAPATH_DISABLE DISPLAY_NAME ADC_DATAPATH_DISABLE
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE UNITS None
|
set_parameter_property ADC_DATAPATH_DISABLE UNITS None
|
||||||
set_parameter_property ADC_DATAPATH_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_DATAPATH_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter ADC_DATAFORMAT_DISABLE INTEGER 0
|
ad_ip_parameter ADC_DATAFORMAT_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_DATAFORMAT_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_DATAFORMAT_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_DATAFORMAT_DISABLE DISPLAY_NAME ADC_DATAFORMAT_DISABLE
|
set_parameter_property ADC_DATAFORMAT_DISABLE DISPLAY_NAME ADC_DATAFORMAT_DISABLE
|
||||||
set_parameter_property ADC_DATAFORMAT_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_DATAFORMAT_DISABLE UNITS None
|
set_parameter_property ADC_DATAFORMAT_DISABLE UNITS None
|
||||||
set_parameter_property ADC_DATAFORMAT_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_DATAFORMAT_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter ADC_DCFILTER_DISABLE INTEGER 0
|
ad_ip_parameter ADC_DCFILTER_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_DCFILTER_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_DCFILTER_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_DCFILTER_DISABLE DISPLAY_NAME ADC_DCFILTER_DISABLE
|
set_parameter_property ADC_DCFILTER_DISABLE DISPLAY_NAME ADC_DCFILTER_DISABLE
|
||||||
set_parameter_property ADC_DCFILTER_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_DCFILTER_DISABLE UNITS None
|
set_parameter_property ADC_DCFILTER_DISABLE UNITS None
|
||||||
set_parameter_property ADC_DCFILTER_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_DCFILTER_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter ADC_IQCORRECTION_DISABLE INTEGER 0
|
ad_ip_parameter ADC_IQCORRECTION_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_IQCORRECTION_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_IQCORRECTION_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_IQCORRECTION_DISABLE DISPLAY_NAME ADC_IQCORRECTION_DISABLE
|
set_parameter_property ADC_IQCORRECTION_DISABLE DISPLAY_NAME ADC_IQCORRECTION_DISABLE
|
||||||
set_parameter_property ADC_IQCORRECTION_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_IQCORRECTION_DISABLE UNITS None
|
set_parameter_property ADC_IQCORRECTION_DISABLE UNITS None
|
||||||
set_parameter_property ADC_IQCORRECTION_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_IQCORRECTION_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter ADC_OS_DATAPATH_DISABLE INTEGER 0
|
add_parameter ADC_OS_DATAPATH_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_OS_DATAPATH_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_OS_DATAPATH_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_OS_DATAPATH_DISABLE DISPLAY_NAME ADC_OS_DATAPATH_DISABLE
|
set_parameter_property ADC_OS_DATAPATH_DISABLE DISPLAY_NAME ADC_OS_DATAPATH_DISABLE
|
||||||
set_parameter_property ADC_OS_DATAPATH_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_OS_DATAPATH_DISABLE UNITS None
|
set_parameter_property ADC_OS_DATAPATH_DISABLE UNITS None
|
||||||
set_parameter_property ADC_OS_DATAPATH_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_OS_DATAPATH_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter ADC_OS_DATAFORMAT_DISABLE INTEGER 0
|
ad_ip_parameter ADC_OS_DATAFORMAT_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_OS_DATAFORMAT_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_OS_DATAFORMAT_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_OS_DATAFORMAT_DISABLE DISPLAY_NAME ADC_OS_DATAFORMAT_DISABLE
|
set_parameter_property ADC_OS_DATAFORMAT_DISABLE DISPLAY_NAME ADC_OS_DATAFORMAT_DISABLE
|
||||||
set_parameter_property ADC_OS_DATAFORMAT_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_OS_DATAFORMAT_DISABLE UNITS None
|
set_parameter_property ADC_OS_DATAFORMAT_DISABLE UNITS None
|
||||||
set_parameter_property ADC_OS_DATAFORMAT_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_OS_DATAFORMAT_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter ADC_OS_DCFILTER_DISABLE INTEGER 0
|
ad_ip_parameter ADC_OS_DCFILTER_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_OS_DCFILTER_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_OS_DCFILTER_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_OS_DCFILTER_DISABLE DISPLAY_NAME ADC_OS_DCFILTER_DISABLE
|
set_parameter_property ADC_OS_DCFILTER_DISABLE DISPLAY_NAME ADC_OS_DCFILTER_DISABLE
|
||||||
set_parameter_property ADC_OS_DCFILTER_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_OS_DCFILTER_DISABLE UNITS None
|
set_parameter_property ADC_OS_DCFILTER_DISABLE UNITS None
|
||||||
set_parameter_property ADC_OS_DCFILTER_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_OS_DCFILTER_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter ADC_OS_IQCORRECTION_DISABLE INTEGER 0
|
ad_ip_parameter ADC_OS_IQCORRECTION_DISABLE INTEGER 0
|
||||||
set_parameter_property ADC_OS_IQCORRECTION_DISABLE DEFAULT_VALUE 0
|
set_parameter_property ADC_OS_IQCORRECTION_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property ADC_OS_IQCORRECTION_DISABLE DISPLAY_NAME ADC_OS_IQCORRECTION_DISABLE
|
set_parameter_property ADC_OS_IQCORRECTION_DISABLE DISPLAY_NAME ADC_OS_IQCORRECTION_DISABLE
|
||||||
set_parameter_property ADC_OS_IQCORRECTION_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property ADC_OS_IQCORRECTION_DISABLE UNITS None
|
set_parameter_property ADC_OS_IQCORRECTION_DISABLE UNITS None
|
||||||
set_parameter_property ADC_OS_IQCORRECTION_DISABLE HDL_PARAMETER true
|
set_parameter_property ADC_OS_IQCORRECTION_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter DAC_DATAPATH_DISABLE INTEGER 0
|
add_parameter DAC_DATAPATH_DISABLE INTEGER 0
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
set_parameter_property DAC_DATAPATH_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE DISPLAY_NAME DAC_DATAPATH_DISABLE
|
set_parameter_property DAC_DATAPATH_DISABLE DISPLAY_NAME DAC_DATAPATH_DISABLE
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE UNITS None
|
set_parameter_property DAC_DATAPATH_DISABLE UNITS None
|
||||||
set_parameter_property DAC_DATAPATH_DISABLE HDL_PARAMETER true
|
set_parameter_property DAC_DATAPATH_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter DAC_DDS_DISABLE INTEGER 0
|
ad_ip_parameter DAC_DDS_DISABLE INTEGER 0
|
||||||
set_parameter_property DAC_DDS_DISABLE DEFAULT_VALUE 0
|
set_parameter_property DAC_DDS_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property DAC_DDS_DISABLE DISPLAY_NAME DAC_DDS_DISABLE
|
set_parameter_property DAC_DDS_DISABLE DISPLAY_NAME DAC_DDS_DISABLE
|
||||||
set_parameter_property DAC_DDS_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property DAC_DDS_DISABLE UNITS None
|
set_parameter_property DAC_DDS_DISABLE UNITS None
|
||||||
set_parameter_property DAC_DDS_DISABLE HDL_PARAMETER true
|
set_parameter_property DAC_DDS_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
ad_ip_parameter DAC_IQCORRECTION_DISABLE INTEGER 0
|
ad_ip_parameter DAC_IQCORRECTION_DISABLE INTEGER 0
|
||||||
set_parameter_property DAC_IQCORRECTION_DISABLE DEFAULT_VALUE 0
|
set_parameter_property DAC_IQCORRECTION_DISABLE DEFAULT_VALUE 0
|
||||||
set_parameter_property DAC_IQCORRECTION_DISABLE DISPLAY_NAME DAC_IQCORRECTION_DISABLE
|
set_parameter_property DAC_IQCORRECTION_DISABLE DISPLAY_NAME DAC_IQCORRECTION_DISABLE
|
||||||
set_parameter_property DAC_IQCORRECTION_DISABLE TYPE INTEGER
|
|
||||||
set_parameter_property DAC_IQCORRECTION_DISABLE UNITS None
|
set_parameter_property DAC_IQCORRECTION_DISABLE UNITS None
|
||||||
set_parameter_property DAC_IQCORRECTION_DISABLE HDL_PARAMETER true
|
set_parameter_property DAC_IQCORRECTION_DISABLE HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -43,14 +43,12 @@ add_fileset_file axi_hdmi_tx_constr.sdc SDC PATH axi_hdmi_tx_constr.sdc
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DEFAULT_VALUE 0
|
set_parameter_property ID DEFAULT_VALUE 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter CR_CB_N INTEGER 0
|
add_parameter CR_CB_N INTEGER 0
|
||||||
set_parameter_property CR_CB_N DEFAULT_VALUE 0
|
set_parameter_property CR_CB_N DEFAULT_VALUE 0
|
||||||
set_parameter_property CR_CB_N DISPLAY_NAME CR_CB_N
|
set_parameter_property CR_CB_N DISPLAY_NAME CR_CB_N
|
||||||
set_parameter_property CR_CB_N TYPE INTEGER
|
|
||||||
set_parameter_property CR_CB_N UNITS None
|
set_parameter_property CR_CB_N UNITS None
|
||||||
set_parameter_property CR_CB_N HDL_PARAMETER true
|
set_parameter_property CR_CB_N HDL_PARAMETER true
|
||||||
|
|
||||||
|
@ -64,7 +62,6 @@ set_parameter_property FPGA_TECHNOLOGY HDL_PARAMETER true
|
||||||
add_parameter EMBEDDED_SYNC INTEGER 0
|
add_parameter EMBEDDED_SYNC INTEGER 0
|
||||||
set_parameter_property EMBEDDED_SYNC DEFAULT_VALUE 0
|
set_parameter_property EMBEDDED_SYNC DEFAULT_VALUE 0
|
||||||
set_parameter_property EMBEDDED_SYNC DISPLAY_NAME EMBEDDED_SYNC
|
set_parameter_property EMBEDDED_SYNC DISPLAY_NAME EMBEDDED_SYNC
|
||||||
set_parameter_property EMBEDDED_SYNC TYPE INTEGER
|
|
||||||
set_parameter_property EMBEDDED_SYNC UNITS None
|
set_parameter_property EMBEDDED_SYNC UNITS None
|
||||||
set_parameter_property EMBEDDED_SYNC HDL_PARAMETER true
|
set_parameter_property EMBEDDED_SYNC HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -21,13 +21,11 @@ add_fileset_file avl_adxphy.v VERILOG PATH avl_adxphy.v TOP_LEVEL_FILE
|
||||||
|
|
||||||
add_parameter TX_OR_RX_N INTEGER 0
|
add_parameter TX_OR_RX_N INTEGER 0
|
||||||
set_parameter_property TX_OR_RX_N DISPLAY_NAME TX_OR_RX_N
|
set_parameter_property TX_OR_RX_N DISPLAY_NAME TX_OR_RX_N
|
||||||
set_parameter_property TX_OR_RX_N TYPE INTEGER
|
|
||||||
set_parameter_property TX_OR_RX_N UNITS None
|
set_parameter_property TX_OR_RX_N UNITS None
|
||||||
set_parameter_property TX_OR_RX_N HDL_PARAMETER false
|
set_parameter_property TX_OR_RX_N HDL_PARAMETER false
|
||||||
|
|
||||||
add_parameter NUM_OF_LANES INTEGER 4
|
add_parameter NUM_OF_LANES INTEGER 4
|
||||||
set_parameter_property NUM_OF_LANES DISPLAY_NAME NUM_OF_LANES
|
set_parameter_property NUM_OF_LANES DISPLAY_NAME NUM_OF_LANES
|
||||||
set_parameter_property NUM_OF_LANES TYPE INTEGER
|
|
||||||
set_parameter_property NUM_OF_LANES UNITS None
|
set_parameter_property NUM_OF_LANES UNITS None
|
||||||
set_parameter_property NUM_OF_LANES HDL_PARAMETER true
|
set_parameter_property NUM_OF_LANES HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -25,19 +25,16 @@ add_fileset_file axi_adxcvr.v VERILOG PATH axi_adxcvr.v TOP_LEVEL_FI
|
||||||
|
|
||||||
add_parameter ID INTEGER 0
|
add_parameter ID INTEGER 0
|
||||||
set_parameter_property ID DISPLAY_NAME ID
|
set_parameter_property ID DISPLAY_NAME ID
|
||||||
set_parameter_property ID TYPE INTEGER
|
|
||||||
set_parameter_property ID UNITS None
|
set_parameter_property ID UNITS None
|
||||||
set_parameter_property ID HDL_PARAMETER true
|
set_parameter_property ID HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter TX_OR_RX_N INTEGER 0
|
add_parameter TX_OR_RX_N INTEGER 0
|
||||||
set_parameter_property TX_OR_RX_N DISPLAY_NAME TX_OR_RX_N
|
set_parameter_property TX_OR_RX_N DISPLAY_NAME TX_OR_RX_N
|
||||||
set_parameter_property TX_OR_RX_N TYPE INTEGER
|
|
||||||
set_parameter_property TX_OR_RX_N UNITS None
|
set_parameter_property TX_OR_RX_N UNITS None
|
||||||
set_parameter_property TX_OR_RX_N HDL_PARAMETER true
|
set_parameter_property TX_OR_RX_N HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter NUM_OF_LANES INTEGER 4
|
add_parameter NUM_OF_LANES INTEGER 4
|
||||||
set_parameter_property NUM_OF_LANES DISPLAY_NAME NUM_OF_LANES
|
set_parameter_property NUM_OF_LANES DISPLAY_NAME NUM_OF_LANES
|
||||||
set_parameter_property NUM_OF_LANES TYPE INTEGER
|
|
||||||
set_parameter_property NUM_OF_LANES UNITS None
|
set_parameter_property NUM_OF_LANES UNITS None
|
||||||
set_parameter_property NUM_OF_LANES HDL_PARAMETER true
|
set_parameter_property NUM_OF_LANES HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -23,14 +23,12 @@ add_fileset_file util_bsplit.v VERILOG PATH util_bsplit.v TOP_LEVEL_FILE
|
||||||
add_parameter CHANNEL_DATA_WIDTH INTEGER 0
|
add_parameter CHANNEL_DATA_WIDTH INTEGER 0
|
||||||
set_parameter_property CHANNEL_DATA_WIDTH DEFAULT_VALUE 32
|
set_parameter_property CHANNEL_DATA_WIDTH DEFAULT_VALUE 32
|
||||||
set_parameter_property CHANNEL_DATA_WIDTH DISPLAY_NAME CHANNEL_DATA_WIDTH
|
set_parameter_property CHANNEL_DATA_WIDTH DISPLAY_NAME CHANNEL_DATA_WIDTH
|
||||||
set_parameter_property CHANNEL_DATA_WIDTH TYPE INTEGER
|
|
||||||
set_parameter_property CHANNEL_DATA_WIDTH UNITS None
|
set_parameter_property CHANNEL_DATA_WIDTH UNITS None
|
||||||
set_parameter_property CHANNEL_DATA_WIDTH HDL_PARAMETER true
|
set_parameter_property CHANNEL_DATA_WIDTH HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter NUM_OF_CHANNELS INTEGER 0
|
add_parameter NUM_OF_CHANNELS INTEGER 0
|
||||||
set_parameter_property NUM_OF_CHANNELS DEFAULT_VALUE 8
|
set_parameter_property NUM_OF_CHANNELS DEFAULT_VALUE 8
|
||||||
set_parameter_property NUM_OF_CHANNELS DISPLAY_NAME NUM_OF_CHANNELS
|
set_parameter_property NUM_OF_CHANNELS DISPLAY_NAME NUM_OF_CHANNELS
|
||||||
set_parameter_property NUM_OF_CHANNELS TYPE INTEGER
|
|
||||||
set_parameter_property NUM_OF_CHANNELS UNITS None
|
set_parameter_property NUM_OF_CHANNELS UNITS None
|
||||||
set_parameter_property NUM_OF_CHANNELS HDL_PARAMETER true
|
set_parameter_property NUM_OF_CHANNELS HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
|
@ -24,28 +24,24 @@ add_fileset_file util_wfifo_constr.sdc SDC PATH util_wfifo_constr.sdc
|
||||||
add_parameter NUM_OF_CHANNELS INTEGER 0
|
add_parameter NUM_OF_CHANNELS INTEGER 0
|
||||||
set_parameter_property NUM_OF_CHANNELS DEFAULT_VALUE 4
|
set_parameter_property NUM_OF_CHANNELS DEFAULT_VALUE 4
|
||||||
set_parameter_property NUM_OF_CHANNELS DISPLAY_NAME NUM_OF_CHANNELS
|
set_parameter_property NUM_OF_CHANNELS DISPLAY_NAME NUM_OF_CHANNELS
|
||||||
set_parameter_property NUM_OF_CHANNELS TYPE INTEGER
|
|
||||||
set_parameter_property NUM_OF_CHANNELS UNITS None
|
set_parameter_property NUM_OF_CHANNELS UNITS None
|
||||||
set_parameter_property NUM_OF_CHANNELS HDL_PARAMETER true
|
set_parameter_property NUM_OF_CHANNELS HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter DIN_DATA_WIDTH INTEGER 0
|
add_parameter DIN_DATA_WIDTH INTEGER 0
|
||||||
set_parameter_property DIN_DATA_WIDTH DEFAULT_VALUE 32
|
set_parameter_property DIN_DATA_WIDTH DEFAULT_VALUE 32
|
||||||
set_parameter_property DIN_DATA_WIDTH DISPLAY_NAME DIN_DATA_WIDTH
|
set_parameter_property DIN_DATA_WIDTH DISPLAY_NAME DIN_DATA_WIDTH
|
||||||
set_parameter_property DIN_DATA_WIDTH TYPE INTEGER
|
|
||||||
set_parameter_property DIN_DATA_WIDTH UNITS None
|
set_parameter_property DIN_DATA_WIDTH UNITS None
|
||||||
set_parameter_property DIN_DATA_WIDTH HDL_PARAMETER true
|
set_parameter_property DIN_DATA_WIDTH HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter DOUT_DATA_WIDTH INTEGER 0
|
add_parameter DOUT_DATA_WIDTH INTEGER 0
|
||||||
set_parameter_property DOUT_DATA_WIDTH DEFAULT_VALUE 64
|
set_parameter_property DOUT_DATA_WIDTH DEFAULT_VALUE 64
|
||||||
set_parameter_property DOUT_DATA_WIDTH DISPLAY_NAME DOUT_DATA_WIDTH
|
set_parameter_property DOUT_DATA_WIDTH DISPLAY_NAME DOUT_DATA_WIDTH
|
||||||
set_parameter_property DOUT_DATA_WIDTH TYPE INTEGER
|
|
||||||
set_parameter_property DOUT_DATA_WIDTH UNITS None
|
set_parameter_property DOUT_DATA_WIDTH UNITS None
|
||||||
set_parameter_property DOUT_DATA_WIDTH HDL_PARAMETER true
|
set_parameter_property DOUT_DATA_WIDTH HDL_PARAMETER true
|
||||||
|
|
||||||
add_parameter DIN_ADDRESS_WIDTH INTEGER 0
|
add_parameter DIN_ADDRESS_WIDTH INTEGER 0
|
||||||
set_parameter_property DIN_ADDRESS_WIDTH DEFAULT_VALUE 8
|
set_parameter_property DIN_ADDRESS_WIDTH DEFAULT_VALUE 8
|
||||||
set_parameter_property DIN_ADDRESS_WIDTH DISPLAY_NAME DIN_ADDRESS_WIDTH
|
set_parameter_property DIN_ADDRESS_WIDTH DISPLAY_NAME DIN_ADDRESS_WIDTH
|
||||||
set_parameter_property DIN_ADDRESS_WIDTH TYPE INTEGER
|
|
||||||
set_parameter_property DIN_ADDRESS_WIDTH UNITS None
|
set_parameter_property DIN_ADDRESS_WIDTH UNITS None
|
||||||
set_parameter_property DIN_ADDRESS_WIDTH HDL_PARAMETER true
|
set_parameter_property DIN_ADDRESS_WIDTH HDL_PARAMETER true
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue