a5gte: Update ethernet connections
Adrian Costina
parent
31ab81d627
commit
4d7ff0ed15
|
|
@ -13,8 +13,8 @@ set_global_assignment -name VERILOG_FILE system_top.v
|
|||
|
||||
# fmc fpga interface
|
||||
|
||||
set_location_assignment PIN_R11 -to eth_rx_clk
|
||||
set_location_assignment PIN_T11 -to "eth_rx_clk(n)"
|
||||
set_location_assignment PIN_H18 -to eth_rx_clk
|
||||
set_location_assignment PIN_J18 -to "eth_rx_clk(n)"
|
||||
set_location_assignment PIN_J11 -to eth_rx_cntrl
|
||||
set_location_assignment PIN_K11 -to "eth_rx_cntrl(n)"
|
||||
set_location_assignment PIN_F12 -to eth_rx_data[0]
|
||||
|
|
@ -28,13 +28,10 @@ set_location_assignment PIN_H13 -to "eth_rx_data[3](n)"
|
|||
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_rx_clk
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_rx_cntrl
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_rx_data[0]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_rx_data[1]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_rx_data[2]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_rx_data[3]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_rx_data
|
||||
|
||||
set_location_assignment PIN_E10 -to eth_tx_clk_out
|
||||
set_location_assignment PIN_F10 -to "eth_tx_clk_out(n)"
|
||||
set_location_assignment PIN_A6 -to eth_tx_clk
|
||||
set_location_assignment PIN_B6 -to "eth_tx_clk(n)"
|
||||
set_location_assignment PIN_P12 -to eth_tx_cntrl
|
||||
set_location_assignment PIN_R12 -to "eth_tx_cntrl(n)"
|
||||
set_location_assignment PIN_M12 -to eth_tx_data[0]
|
||||
|
|
@ -46,19 +43,13 @@ set_location_assignment PIN_R13 -to "eth_tx_data[2](n)"
|
|||
set_location_assignment PIN_D13 -to eth_tx_data[3]
|
||||
set_location_assignment PIN_E13 -to "eth_tx_data[3](n)"
|
||||
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_clk_out
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_clk
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_cntrl
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_data[0]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_data[1]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_data[2]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_data[3]
|
||||
set_instance_assignment -name IO_STANDARD LVDS -to eth_tx_data
|
||||
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_clk_out
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_clk
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_cntrl
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_data[0]
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_data[1]
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_data[2]
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_data[3]
|
||||
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to eth_tx_data
|
||||
|
||||
set_location_assignment PIN_L15 -to eth_mdc
|
||||
set_location_assignment PIN_M15 -to eth_mdio_i
|
||||
|
|
|
|||
|
|
@ -1,9 +1,9 @@
|
|||
// ***************************************************************************
|
||||
// ***************************************************************************
|
||||
// Copyright 2011(c) Analog Devices, Inc.
|
||||
//
|
||||
//
|
||||
// All rights reserved.
|
||||
//
|
||||
//
|
||||
// Redistribution and use in source and binary forms, with or without modification,
|
||||
// are permitted provided that the following conditions are met:
|
||||
// - Redistributions of source code must retain the above copyright
|
||||
|
|
@ -21,16 +21,16 @@
|
|||
// patent holders to use this software.
|
||||
// - Use of the software either in source or binary form, must be run
|
||||
// on or directly connected to an Analog Devices Inc. component.
|
||||
//
|
||||
//
|
||||
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
|
||||
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
|
||||
// PARTICULAR PURPOSE ARE DISCLAIMED.
|
||||
//
|
||||
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
||||
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
|
||||
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
|
||||
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
|
||||
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
||||
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
|
||||
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
|
||||
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
// ***************************************************************************
|
||||
// ***************************************************************************
|
||||
|
|
@ -39,12 +39,12 @@
|
|||
|
||||
module system_top (
|
||||
|
||||
// fmc fpga interface
|
||||
// fpga-fpga interface
|
||||
|
||||
eth_rx_clk,
|
||||
eth_rx_cntrl,
|
||||
eth_rx_data,
|
||||
eth_tx_clk_out,
|
||||
eth_tx_clk,
|
||||
eth_tx_cntrl,
|
||||
eth_tx_data,
|
||||
eth_mdc,
|
||||
|
|
@ -65,12 +65,12 @@ module system_top (
|
|||
phy_mdc,
|
||||
phy_mdio);
|
||||
|
||||
// fmc fpga interface
|
||||
// fpga-fpga interface
|
||||
|
||||
output eth_rx_clk;
|
||||
output eth_rx_cntrl;
|
||||
output [ 3:0] eth_rx_data;
|
||||
input eth_tx_clk_out;
|
||||
input eth_tx_clk;
|
||||
input eth_tx_cntrl;
|
||||
input [ 3:0] eth_tx_data;
|
||||
input eth_mdc;
|
||||
|
|
@ -81,31 +81,295 @@ module system_top (
|
|||
|
||||
// phy interface
|
||||
|
||||
output phy_resetn;
|
||||
input phy_rx_clk;
|
||||
input phy_rx_cntrl;
|
||||
input [ 3:0] phy_rx_data;
|
||||
output phy_tx_clk_out;
|
||||
output phy_tx_cntrl;
|
||||
output [ 3:0] phy_tx_data;
|
||||
output phy_mdc;
|
||||
inout phy_mdio;
|
||||
output phy_resetn;
|
||||
input phy_rx_clk;
|
||||
input phy_rx_cntrl;
|
||||
input [ 3:0] phy_rx_data;
|
||||
output phy_tx_clk_out;
|
||||
output phy_tx_cntrl;
|
||||
output [ 3:0] phy_tx_data;
|
||||
output phy_mdc;
|
||||
inout phy_mdio;
|
||||
|
||||
// simple pass through
|
||||
wire eth_rx_clk_90;
|
||||
wire eth_tx_clk_90;
|
||||
wire [ 4:0] eth_tx_data_h;
|
||||
wire [ 4:0] eth_tx_data_l;
|
||||
wire [ 4:0] phy_rx_data_h;
|
||||
wire [ 4:0] phy_rx_data_l;
|
||||
|
||||
assign eth_rx_clk = phy_rx_clk;
|
||||
assign eth_rx_cntrl = phy_rx_cntrl;
|
||||
assign eth_rx_data = phy_rx_data;
|
||||
reg [ 4:0] eth_tx_data_h_d;
|
||||
reg [ 4:0] phy_rx_data_h_d;
|
||||
|
||||
assign phy_tx_clk_out = eth_tx_clk_out;
|
||||
assign phy_tx_cntrl = eth_tx_cntrl;
|
||||
assign phy_tx_data = eth_tx_data;
|
||||
// RX path
|
||||
|
||||
altera_pll #(
|
||||
.fractional_vco_multiplier("false"),
|
||||
.reference_clock_frequency("125.0 MHz"),
|
||||
.operation_mode("normal"),
|
||||
.number_of_clocks(1),
|
||||
.output_clock_frequency0("125.000000 MHz"),
|
||||
.phase_shift0("2000 ps"),
|
||||
.duty_cycle0(50),
|
||||
.output_clock_frequency1("0 MHz"),
|
||||
.phase_shift1("0 ps"),
|
||||
.duty_cycle1(50),
|
||||
.output_clock_frequency2("0 MHz"),
|
||||
.phase_shift2("0 ps"),
|
||||
.duty_cycle2(50),
|
||||
.output_clock_frequency3("0 MHz"),
|
||||
.phase_shift3("0 ps"),
|
||||
.duty_cycle3(50),
|
||||
.output_clock_frequency4("0 MHz"),
|
||||
.phase_shift4("0 ps"),
|
||||
.duty_cycle4(50),
|
||||
.output_clock_frequency5("0 MHz"),
|
||||
.phase_shift5("0 ps"),
|
||||
.duty_cycle5(50),
|
||||
.output_clock_frequency6("0 MHz"),
|
||||
.phase_shift6("0 ps"),
|
||||
.duty_cycle6(50),
|
||||
.output_clock_frequency7("0 MHz"),
|
||||
.phase_shift7("0 ps"),
|
||||
.duty_cycle7(50),
|
||||
.output_clock_frequency8("0 MHz"),
|
||||
.phase_shift8("0 ps"),
|
||||
.duty_cycle8(50),
|
||||
.output_clock_frequency9("0 MHz"),
|
||||
.phase_shift9("0 ps"),
|
||||
.duty_cycle9(50),
|
||||
.output_clock_frequency10("0 MHz"),
|
||||
.phase_shift10("0 ps"),
|
||||
.duty_cycle10(50),
|
||||
.output_clock_frequency11("0 MHz"),
|
||||
.phase_shift11("0 ps"),
|
||||
.duty_cycle11(50),
|
||||
.output_clock_frequency12("0 MHz"),
|
||||
.phase_shift12("0 ps"),
|
||||
.duty_cycle12(50),
|
||||
.output_clock_frequency13("0 MHz"),
|
||||
.phase_shift13("0 ps"),
|
||||
.duty_cycle13(50),
|
||||
.output_clock_frequency14("0 MHz"),
|
||||
.phase_shift14("0 ps"),
|
||||
.duty_cycle14(50),
|
||||
.output_clock_frequency15("0 MHz"),
|
||||
.phase_shift15("0 ps"),
|
||||
.duty_cycle15(50),
|
||||
.output_clock_frequency16("0 MHz"),
|
||||
.phase_shift16("0 ps"),
|
||||
.duty_cycle16(50),
|
||||
.output_clock_frequency17("0 MHz"),
|
||||
.phase_shift17("0 ps"),
|
||||
.duty_cycle17(50),
|
||||
.pll_type("General"),
|
||||
.pll_subtype("General")
|
||||
) eth_rx_pll_i (
|
||||
.rst (~eth_phy_resetn),
|
||||
.outclk (eth_rx_clk_90),
|
||||
.locked (),
|
||||
.fboutclk ( ),
|
||||
.fbclk (1'b0),
|
||||
.refclk (phy_rx_clk)
|
||||
);
|
||||
|
||||
altddio_in #(
|
||||
.intended_device_family("Arria V"),
|
||||
.invert_input_clocks("OFF"),
|
||||
.lpm_hint("UNUSED"),
|
||||
.lpm_type("altddio_in"),
|
||||
.power_up_high("OFF"),
|
||||
.width(5)
|
||||
) eth_rx_path_in (
|
||||
.datain ({phy_rx_cntrl,phy_rx_data}),
|
||||
.inclock (phy_rx_clk),
|
||||
.dataout_h (phy_rx_data_h),
|
||||
.dataout_l (phy_rx_data_l),
|
||||
.aclr (~eth_phy_resetn),
|
||||
.aset (1'b0),
|
||||
.inclocken (1'b1),
|
||||
.sclr (1'b0),
|
||||
.sset (1'b0));
|
||||
|
||||
always @(posedge phy_rx_clk)
|
||||
begin
|
||||
phy_rx_data_h_d <= phy_rx_data_h;
|
||||
end
|
||||
|
||||
|
||||
altddio_out #(
|
||||
.extend_oe_disable("OFF"),
|
||||
.intended_device_family("Arria V"),
|
||||
.invert_output("OFF"),
|
||||
.lpm_hint("UNUSED"),
|
||||
.lpm_type("altddio_out"),
|
||||
.oe_reg("UNREGISTERED"),
|
||||
.power_up_high("OFF"),
|
||||
.width(5)
|
||||
) eth_rx_path_out (
|
||||
.datain_h (phy_rx_data_h_d),
|
||||
.datain_l (phy_rx_data_l),
|
||||
.outclock (phy_rx_clk),
|
||||
.dataout ({eth_rx_cntrl,eth_rx_data}),
|
||||
.aclr (~eth_phy_resetn),
|
||||
.aset (1'b0),
|
||||
.oe (1'b1),
|
||||
.oe_out (),
|
||||
.outclocken (1'b1),
|
||||
.sclr (1'b0),
|
||||
.sset (1'b0));
|
||||
|
||||
altddio_out #(.width(1)) i_eth_rx_clk (
|
||||
.aset (1'b0),
|
||||
.sset (1'b0),
|
||||
.sclr (1'b0),
|
||||
.oe (1'b1),
|
||||
.oe_out (),
|
||||
.datain_h (1'b1),
|
||||
.datain_l (1'b0),
|
||||
.outclocken (1'b1),
|
||||
.aclr (1'b0),
|
||||
.outclock (eth_rx_clk_90),
|
||||
.dataout (eth_rx_clk));
|
||||
|
||||
// assign eth_rx_clk = eth_rx_clk_90;
|
||||
|
||||
// TX path
|
||||
|
||||
altera_pll #(
|
||||
.fractional_vco_multiplier("false"),
|
||||
.reference_clock_frequency("125.0 MHz"),
|
||||
.operation_mode("normal"),
|
||||
.number_of_clocks(1),
|
||||
.output_clock_frequency0("125.000000 MHz"),
|
||||
.phase_shift0("2000 ps"),
|
||||
.duty_cycle0(50),
|
||||
.output_clock_frequency1("0 MHz"),
|
||||
.phase_shift1("0 ps"),
|
||||
.duty_cycle1(50),
|
||||
.output_clock_frequency2("0 MHz"),
|
||||
.phase_shift2("0 ps"),
|
||||
.duty_cycle2(50),
|
||||
.output_clock_frequency3("0 MHz"),
|
||||
.phase_shift3("0 ps"),
|
||||
.duty_cycle3(50),
|
||||
.output_clock_frequency4("0 MHz"),
|
||||
.phase_shift4("0 ps"),
|
||||
.duty_cycle4(50),
|
||||
.output_clock_frequency5("0 MHz"),
|
||||
.phase_shift5("0 ps"),
|
||||
.duty_cycle5(50),
|
||||
.output_clock_frequency6("0 MHz"),
|
||||
.phase_shift6("0 ps"),
|
||||
.duty_cycle6(50),
|
||||
.output_clock_frequency7("0 MHz"),
|
||||
.phase_shift7("0 ps"),
|
||||
.duty_cycle7(50),
|
||||
.output_clock_frequency8("0 MHz"),
|
||||
.phase_shift8("0 ps"),
|
||||
.duty_cycle8(50),
|
||||
.output_clock_frequency9("0 MHz"),
|
||||
.phase_shift9("0 ps"),
|
||||
.duty_cycle9(50),
|
||||
.output_clock_frequency10("0 MHz"),
|
||||
.phase_shift10("0 ps"),
|
||||
.duty_cycle10(50),
|
||||
.output_clock_frequency11("0 MHz"),
|
||||
.phase_shift11("0 ps"),
|
||||
.duty_cycle11(50),
|
||||
.output_clock_frequency12("0 MHz"),
|
||||
.phase_shift12("0 ps"),
|
||||
.duty_cycle12(50),
|
||||
.output_clock_frequency13("0 MHz"),
|
||||
.phase_shift13("0 ps"),
|
||||
.duty_cycle13(50),
|
||||
.output_clock_frequency14("0 MHz"),
|
||||
.phase_shift14("0 ps"),
|
||||
.duty_cycle14(50),
|
||||
.output_clock_frequency15("0 MHz"),
|
||||
.phase_shift15("0 ps"),
|
||||
.duty_cycle15(50),
|
||||
.output_clock_frequency16("0 MHz"),
|
||||
.phase_shift16("0 ps"),
|
||||
.duty_cycle16(50),
|
||||
.output_clock_frequency17("0 MHz"),
|
||||
.phase_shift17("0 ps"),
|
||||
.duty_cycle17(50),
|
||||
.pll_type("General"),
|
||||
.pll_subtype("General")
|
||||
) eth_tx_pll_i (
|
||||
.rst (~eth_phy_resetn),
|
||||
.outclk (eth_tx_clk_90),
|
||||
.locked (),
|
||||
.fboutclk ( ),
|
||||
.fbclk (1'b0),
|
||||
.refclk (eth_tx_clk)
|
||||
);
|
||||
|
||||
altddio_in #(
|
||||
.intended_device_family("Arria V"),
|
||||
.invert_input_clocks("OFF"),
|
||||
.lpm_hint("UNUSED"),
|
||||
.lpm_type("altddio_in"),
|
||||
.power_up_high("OFF"),
|
||||
.width(5))
|
||||
eth_tx_path_in (
|
||||
.datain({eth_tx_cntrl,eth_tx_data}),
|
||||
.inclock(eth_tx_clk_90),
|
||||
.dataout_h(eth_tx_data_h),
|
||||
.dataout_l(eth_tx_data_l));
|
||||
|
||||
always @(posedge eth_tx_clk_90)
|
||||
begin
|
||||
eth_tx_data_h_d <= eth_tx_data_h;
|
||||
end
|
||||
|
||||
altddio_out #(
|
||||
.extend_oe_disable("OFF"),
|
||||
.intended_device_family("Arria V"),
|
||||
.invert_output("OFF"),
|
||||
.lpm_hint("UNUSED"),
|
||||
.lpm_type("altddio_out"),
|
||||
.oe_reg("UNREGISTERED"),
|
||||
.power_up_high("OFF"),
|
||||
.width(5)
|
||||
) eth_tx_path_out (
|
||||
.datain_h (eth_tx_data_h_d),
|
||||
.datain_l (eth_tx_data_l),
|
||||
.outclock (eth_tx_clk_90),
|
||||
.dataout ({phy_tx_cntrl,phy_tx_data}),
|
||||
.aclr (~eth_phy_resetn),
|
||||
.aset (1'b0),
|
||||
.oe (1'b1),
|
||||
.oe_out (),
|
||||
.outclocken (1'b1),
|
||||
.sclr (1'b0),
|
||||
.sset (1'b0));
|
||||
|
||||
altddio_out #(.width(1)) i_phy_tx_clk_out (
|
||||
.aset (1'b0),
|
||||
.sset (1'b0),
|
||||
.sclr (1'b0),
|
||||
.oe (1'b1),
|
||||
.oe_out (),
|
||||
.datain_h (1'b1),
|
||||
.datain_l (1'b0),
|
||||
.outclocken (1'b1),
|
||||
.aclr (1'b0),
|
||||
.outclock (eth_tx_clk_90),
|
||||
.dataout (phy_tx_clk_out));
|
||||
|
||||
// assign phy_tx_clk_out = eth_tx_clk_90;
|
||||
|
||||
// MDIO
|
||||
|
||||
assign phy_mdc = eth_mdc;
|
||||
assign phy_mdio = (eth_mdio_t == 1'b0) ? eth_mdio_o : 1'bz;
|
||||
assign eth_mdio_i = phy_mdio;
|
||||
|
||||
assign phy_resetn = eth_phy_resetn;
|
||||
// Reset
|
||||
|
||||
assign phy_resetn = eth_phy_resetn ;
|
||||
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue