zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ad_mem_asym: Add support for more ratios. 

Supported ratios: 1:1/1:2/1:4/1:8/2:1/4:1/8:1
main
Istvan Csomortani 2016-04-19 11:18:30 +03:00
parent 69d721526a
commit 42cd05ab19
1 changed files with 108 additions and 66 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

70
library/common/ad_mem_asym.v
View File

@ -37,6 +37,9 @@
// *************************************************************************** // ***************************************************************************
// *************************************************************************** // ***************************************************************************
// A simple asymetric memory. The write and read memory space must have the same size.
// 2^A_ADDRESS_WIDTH * A_DATA_WIDTH == 2^B_ADDRESS_WIDTH * B_DATA_WIDTH
`timescale 1ns/100ps `timescale 1ns/100ps
module ad_mem_asym ( module ad_mem_asym (
@ -50,15 +53,17 @@ module ad_mem_asym (
addrb, addrb,
doutb); doutb);
parameter A_ADDRESS_WIDTH = 10; parameter A_ADDRESS_WIDTH = 8;
parameter A_DATA_WIDTH = 256; parameter A_DATA_WIDTH = 256;
parameter B_ADDRESS_WIDTH = 8; parameter B_ADDRESS_WIDTH = 10;
parameter B_DATA_WIDTH = 64; parameter B_DATA_WIDTH = 64;
localparam MEM_SIZE_A = 2**A_ADDRESS_WIDTH; localparam MEM_ADDRESS_WIDTH = (A_ADDRESS_WIDTH > B_ADDRESS_WIDTH) ? A_ADDRESS_WIDTH : B_ADDRESS_WIDTH;
localparam MEM_SIZE_B = 2**B_ADDRESS_WIDTH; localparam MEM_DATA_WIDTH = (A_DATA_WIDTH > B_DATA_WIDTH) ? B_DATA_WIDTH : A_DATA_WIDTH;
localparam MEM_SIZE = (MEM_SIZE_A > MEM_SIZE_B) ? MEM_SIZE_A : MEM_SIZE_B; localparam MEM_SIZE = 2 ** MEM_ADDRESS_WIDTH;
localparam MEM_RATIO = A_DATA_WIDTH/B_DATA_WIDTH; // suported ratios: 1:1 / 1:2 / 1:4 / 1:8 / 2:1 / 4:1 / 8:1
localparam MEM_RATIO = (A_DATA_WIDTH > B_DATA_WIDTH) ? A_DATA_WIDTH/B_DATA_WIDTH : B_DATA_WIDTH/A_DATA_WIDTH;
localparam MEM_IO_COMP = (A_DATA_WIDTH > B_DATA_WIDTH) ? 1'b1 : 1'b0;
// write interface // write interface
@ -75,21 +80,21 @@ module ad_mem_asym (
// internal registers // internal registers
reg [B_DATA_WIDTH-1:0] m_ram[0:MEM_SIZE-1]; reg [MEM_DATA_WIDTH-1:0] m_ram[0:MEM_SIZE-1];
reg [B_DATA_WIDTH-1:0] doutb; reg [B_DATA_WIDTH-1:0] doutb;
// write interface // write interface options
generate generate if (MEM_IO_COMP == 0) begin
if (MEM_RATIO == 1) begin
always @(posedge clka) begin always @(posedge clka) begin
if (wea == 1'b1) begin if (wea == 1'b1) begin
m_ram[addra] <= dina; m_ram[addra] <= dina;
end end
end end
end end
endgenerate
if (MEM_RATIO == 2) begin generate if ((MEM_IO_COMP == 1) && (MEM_RATIO == 2)) begin
always @(posedge clka) begin always @(posedge clka) begin
if (wea == 1'b1) begin if (wea == 1'b1) begin
m_ram[{addra, 1'd0}] <= dina[((1*B_DATA_WIDTH)-1):(B_DATA_WIDTH*0)]; m_ram[{addra, 1'd0}] <= dina[((1*B_DATA_WIDTH)-1):(B_DATA_WIDTH*0)];
@ -97,8 +102,9 @@ module ad_mem_asym (
end end
end end
end end
endgenerate
if (MEM_RATIO == 4) begin generate if ((MEM_IO_COMP == 1) && (MEM_RATIO == 4)) begin
always @(posedge clka) begin always @(posedge clka) begin
if (wea == 1'b1) begin if (wea == 1'b1) begin
m_ram[{addra, 2'd0}] <= dina[((1*B_DATA_WIDTH)-1):(B_DATA_WIDTH*0)]; m_ram[{addra, 2'd0}] <= dina[((1*B_DATA_WIDTH)-1):(B_DATA_WIDTH*0)];
@ -108,8 +114,9 @@ module ad_mem_asym (
end end
end end
end end
endgenerate
if (MEM_RATIO == 8) begin generate if ((MEM_IO_COMP == 1) && (MEM_RATIO == 8)) begin
always @(posedge clka) begin always @(posedge clka) begin
if (wea == 1'b1) begin if (wea == 1'b1) begin
m_ram[{addra, 3'd0}] <= dina[((1*B_DATA_WIDTH)-1):(B_DATA_WIDTH*0)]; m_ram[{addra, 3'd0}] <= dina[((1*B_DATA_WIDTH)-1):(B_DATA_WIDTH*0)];
@ -125,11 +132,46 @@ module ad_mem_asym (
end end
endgenerate endgenerate
// read interface // read interface options
generate if ((MEM_IO_COMP == 1) || (MEM_RATIO == 1)) begin
always @(posedge clkb) begin always @(posedge clkb) begin
doutb <= m_ram[addrb]; doutb <= m_ram[addrb];
end end
end
endgenerate
generate if ((MEM_IO_COMP == 0) && (MEM_RATIO == 2)) begin
always @(posedge clkb) begin
doutb <= {m_ram[{addrb, 1'd1}],
m_ram[{addrb, 1'd0}]};
end
end
endgenerate
generate if ((MEM_IO_COMP == 0) && (MEM_RATIO == 4)) begin
always @(posedge clkb) begin
doutb <= {m_ram[{addrb, 2'd3}],
m_ram[{addrb, 2'd2}],
m_ram[{addrb, 2'd1}],
m_ram[{addrb, 2'd0}]};
end
end
endgenerate
generate if ((MEM_IO_COMP == 0) && (MEM_RATIO == 8)) begin
always @(posedge clkb) begin
doutb <= {m_ram[{addrb, 3'd7}],
m_ram[{addrb, 3'd6}],
m_ram[{addrb, 3'd5}],
m_ram[{addrb, 3'd4}],
m_ram[{addrb, 3'd3}],
m_ram[{addrb, 3'd2}],
m_ram[{addrb, 3'd1}],
m_ram[{addrb, 3'd0}]};
end
end
endgenerate
endmodule endmodule