zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_hdmi_tx_es: Drop strange port initializers 

Those were added by mistake. It does not seem to be legal Verilog, but for
some reason Vivado accepts it.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
main
Lars-Peter Clausen 2015-06-30 21:11:12 +02:00
parent 26b0ff9853
commit 3c6d19d33d
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
library/axi_hdmi_tx/axi_hdmi_tx_es.v
View File

@ -56,10 +56,10 @@ module axi_hdmi_tx_es (
// hdmi interface
input hdmi_clk;
input hdmi_hs_de = 'd0;
input hdmi_vs_de = 'd0;
input [(DATA_WIDTH-1):0] hdmi_data_de = 'd0;
output [(DATA_WIDTH-1):0] hdmi_data = 'd0;
input hdmi_hs_de;
input hdmi_vs_de;
input [(DATA_WIDTH-1):0] hdmi_data_de;
output [(DATA_WIDTH-1):0] hdmi_data;
// internal registers