zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

daq2- qsys updates

main
Rejeesh Kutty 2016-05-23 10:55:44 -04:00
parent d254fa841b
commit 39d23032f1
2 changed files with 49 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
projects/common/a10gx/a10gx_system_bd.qsys
View File

@ -803,7 +803,7 @@
<parameter name="mmu_TLBMissExcOffset" value="4096" />
<parameter name="mmu_TLBMissExcSlave" value="sys_tlb_mem.s2" />
<parameter name="mmu_autoAssignTlbPtrSz" value="false" />
<parameter name="mmu_enabled" value="true" />
<parameter name="mmu_enabled" value="false" />
<parameter name="mmu_processIDNumBits" value="8" />
<parameter name="mmu_ramBlockType" value="Automatic" />
<parameter name="mmu_tlbNumWays" value="16" />

52
projects/daq2/common/daq2_bd.qsys
View File

@ -1880,6 +1880,28 @@
version="15.1"
start="xcvr_tx_pll.outclk0"
end="xcvr_core.txlink_clk" />
<connection
kind="conduit"
version="15.1"
start="axi_ad9680_core.adc_ch_0"
end="util_cpack_0.adc_ch_0">
<parameter name="endPort" value="" />
<parameter name="endPortLSB" value="0" />
<parameter name="startPort" value="" />
<parameter name="startPortLSB" value="0" />
<parameter name="width" value="0" />
</connection>
<connection
kind="conduit"
version="15.1"
start="axi_ad9680_core.adc_ch_1"
end="util_cpack_0.adc_ch_1">
<parameter name="endPort" value="" />
<parameter name="endPortLSB" value="0" />
<parameter name="startPort" value="" />
<parameter name="startPortLSB" value="0" />
<parameter name="width" value="0" />
</connection>
<connection
kind="conduit"
version="15.1"
@ -1894,8 +1916,8 @@
<connection
kind="conduit"
version="15.1"
start="axi_ad9680_core.fifo_ch_0"
end="util_cpack_0.fifo_ch_0">
start="axi_ad9144_core.dac_ch_0"
end="util_upack_0.dac_ch_0">
<parameter name="endPort" value="" />
<parameter name="endPortLSB" value="0" />
<parameter name="startPort" value="" />
@ -1905,8 +1927,8 @@
<connection
kind="conduit"
version="15.1"
start="util_cpack_0.fifo_ch_1"
end="axi_ad9680_core.fifo_ch_1">
start="axi_ad9144_core.dac_ch_1"
end="util_upack_0.dac_ch_1">
<parameter name="endPort" value="" />
<parameter name="endPortLSB" value="0" />
<parameter name="startPort" value="" />
@ -1935,6 +1957,17 @@
<parameter name="startPortLSB" value="0" />
<parameter name="width" value="0" />
</connection>
<connection
kind="conduit"
version="15.1"
start="ad9680_adcfifo.if_adc_wovf"
end="axi_ad9680_core.if_adc_dovf">
<parameter name="endPort" value="" />
<parameter name="endPortLSB" value="0" />
<parameter name="startPort" value="" />
<parameter name="startPortLSB" value="0" />
<parameter name="width" value="0" />
</connection>
<connection
kind="conduit"
version="15.1"
@ -2001,6 +2034,17 @@
<parameter name="startPortLSB" value="0" />
<parameter name="width" value="0" />
</connection>
<connection
kind="conduit"
version="15.1"
start="axi_ad9144_dma.if_fifo_rd_underflow"
end="axi_ad9144_core.if_dac_dunf">
<parameter name="endPort" value="" />
<parameter name="endPortLSB" value="0" />
<parameter name="startPort" value="" />
<parameter name="startPortLSB" value="0" />
<parameter name="width" value="0" />
</connection>
<connection
kind="conduit"
version="15.1"