fmcomms5: Remove wires that are redeclarations of ports
Fixes the following warnings:
[Synth 8-2611] redeclaration of ansi port txnrx_0 is not allowed
[Synth 8-2611] redeclaration of ansi port enable_0 is not allowed
[Synth 8-2611] redeclaration of ansi port enable_1 is not allowed
[Synth 8-2611] redeclaration of ansi port txnrx_1 is not allowed
This is a leftover of commit 1c23cf4621
("all: Update verilog files to
verilog-2001").
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
main
parent
64c8fd7e5e
commit
271731ebc8
|
@ -154,10 +154,6 @@ module system_top (
|
|||
wire spi1_clk;
|
||||
wire spi1_mosi;
|
||||
wire spi1_miso;
|
||||
wire txnrx_0;
|
||||
wire enable_0;
|
||||
wire txnrx_1;
|
||||
wire enable_1;
|
||||
|
||||
// multi-chip synchronization
|
||||
|
||||
|
|
|
@ -155,10 +155,6 @@ module system_top (
|
|||
wire spi1_clk;
|
||||
wire spi1_mosi;
|
||||
wire spi1_miso;
|
||||
wire txnrx_0;
|
||||
wire enable_0;
|
||||
wire txnrx_1;
|
||||
wire enable_1;
|
||||
|
||||
// multi-chip synchronization
|
||||
|
||||
|
|
|
@ -121,10 +121,6 @@ module system_top (
|
|||
wire spi1_clk;
|
||||
wire spi1_mosi;
|
||||
wire spi1_miso;
|
||||
wire txnrx_0;
|
||||
wire enable_0;
|
||||
wire txnrx_1;
|
||||
wire enable_1;
|
||||
|
||||
// multi-chip synchronization
|
||||
|
||||
|
|
Loading…
Reference in New Issue