zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fmcomms2/zc702: Fix Warning[Synth 8-2611] 

In Verilog-2001 standard, redeclaration of an output port as a wire
is not allowed.
main
Istvan Csomortani 2017-04-19 13:54:03 +03:00
parent db0cd63ed3
commit 1d4b92190a
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
projects/fmcomms2/zc702/system_top.v
View File

@ -117,10 +117,6 @@ module system_top (
wire [63:0] gpio_o;
wire [63:0] gpio_t;
wire spi_udc_csn_tx;
wire spi_udc_csn_rx;
wire spi_udc_sclk;
wire spi_udc_data;
wire tdd_sync_t;
wire tdd_sync_o;
wire tdd_sync_i;