zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

daq2: A10GX, connect dac_fifo_bypass to gpio

main
Adrian Costina 2017-10-19 16:07:18 +03:00
parent e43056455c
commit 083962450a
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
projects/daq2/a10gx/system_top.v
View File

@ -131,6 +131,7 @@ module system_top (
wire spi_miso_s;
wire spi_mosi_s;
wire [ 7:0] spi_csn_s;
wire dac_fifo_bypass;
// User code space at offset 0x0930_0000 per Altera's Board Update Portal
// reference design used to program flash
@ -155,6 +156,7 @@ module system_top (
// gpio in & out are separate cores
assign gpio_i[63:44] = gpio_o[63:44];
assign dac_fifo_bypass = gpio_o[44];
assign gpio_i[43:43] = trig;
assign gpio_i[42:40] = gpio_o[42:40];
@ -236,6 +238,7 @@ module system_top (
.sys_spi_SCLK (spi_clk),
.sys_spi_SS_n (spi_csn_s),
.tx_serial_data_tx_serial_data (tx_serial_data),
.tx_fifo_bypass_bypass (dac_fifo_bypass),
.tx_ref_clk_clk (tx_ref_clk),
.tx_sync_export (tx_sync),
.tx_sysref_export (tx_sysref),