zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fmcjesdadc1/a10gx- fix sysref, gpio connections

main
Rejeesh Kutty 2017-06-14 14:40:23 -04:00
parent dba419239b
commit 004aee930b
2 changed files with 13 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
projects/fmcjesdadc1/a10gx/system_constr.sdc
View File

@ -4,6 +4,7 @@ create_clock -period "10.000 ns" -name sys_clk_100mhz [get_ports {sys_clk}
derive_pll_clocks
derive_clock_uncertainty
set_false_path -to [get_registers *sysref_en_m1*]
set_false_path -from [get_registers *altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out*]
set_false_path -from [get_clocks {sys_clk_100mhz}] -through [get_nets *altera_jesd204*] -to [get_clocks *outclk0*]
set_false_path -from [get_clocks *outclk0*] -through [get_nets *altera_jesd204*] -to [get_clocks {sys_clk_100mhz}]

20
projects/fmcjesdadc1/a10gx/system_top.v
View File

@ -80,7 +80,7 @@ module system_top (
// lane interface
input ref_clk,
input rx_sysref,
output rx_sysref,
output rx_sync,
input [ 3:0] rx_data,
@ -105,10 +105,6 @@ module system_top (
wire spi_mosi;
wire [ 7:0] spi_csn_s;
// gpio in & out are separate cores
assign gpio_i[63:32] = gpio_o[63:32];
// board stuff
assign eth_resetn = ~eth_reset;
@ -117,13 +113,16 @@ module system_top (
assign ddr3_a[14:12] = 3'd0;
assign gpio_i[63:32] = gpio_o[63:32];
assign gpio_i[31:27] = gpio_o[31:27];
assign gpio_i[26:16] = gpio_bd_i;
assign gpio_i[15: 0] = gpio_o[15:0];
assign gpio_bd_o = gpio_o[15:0];
assign spi_csn = spi_csn_s[0];
// instantiations
assign spi_csn = spi_csn_s[0];
fmcjesdadc1_spi i_fmcjesdadc1_spi (
.spi_csn (spi_csn_s[0]),
.spi_clk (spi_clk),
@ -131,6 +130,11 @@ module system_top (
.spi_miso (spi_miso),
.spi_sdio (spi_sdio));
ad_sysref_gen #(.SYSREF_PERIOD(64)) i_sysref (
.core_clk (rx_clk),
.sysref_en (gpio_o[32]),
.sysref_out (rx_sysref));
system_bd i_system_bd (
.rx_core_clk_clk (rx_clk),
.rx_data_0_rx_serial_data (rx_data[0]),
@ -184,7 +188,7 @@ module system_top (
.sys_gpio_out_export (gpio_o[63:32]),
.sys_rst_reset_n (sys_resetn),
.sys_spi_MISO (spi_miso),
.sys_spi_MOSI (spi_mosi_s),
.sys_spi_MOSI (spi_mosi),
.sys_spi_SCLK (spi_clk),
.sys_spi_SS_n (spi_csn_s));